

# EFM32 Gecko EFM32GG12 Errata



This document contains information on the EFM32GG12 errata. The latest available revision of this device is revision A.

Errata that have been resolved remain documented and can be referenced for previous revisions of this device.

The device data sheet explains how to identify the chip revision, either from package marking or electronically.

Errata effective date: September, 2020.

# 1. Errata Summary

The table below lists all known errata for the EFM32GG12 and all unresolved errata in revision A of the EFM32GG12.

Table 1.1. Errata Overview

Designator	Title/Problem	Workaround Exists	Exists on Revision:
			A
ADC_E213	ADC KEEPINSLOWACC Mode	No	Х
CSEN_E201	CSEN_DATA in Debug Mode	Yes	Х
CSEN_E202	CSEN Baseline DMA Transfers	Yes	Х
DBG_E204	Debug Recovery with JTAG Does Not Work	Yes	Х
EMU_E217	EM4S Not Supported in 5V Sub-System Powered Devices at Temperatures Above 85°C	No	Х
EMU_E218	Entering Backup Mode with RESETn Low	Yes	Х
EMU_E219	5V Regulator Output Affected by DC-DC Mode Changes	Yes	Х
EMU_E220	DECBOD Reset During Voltage Scaling After EM2 or EM3 Wakeup	Yes	Х
I2C_E206	Slave Holds SCL Low After Losing Arbitration	Yes	Х
I2C_E207	I2C Fails to Indicate New Incoming Data	Yes	Х
LES_E201	LFPRESC Can Extend Channel Start-Up Delay	Yes	Х
MSC_E201	Invalid Data Cached After a Bus Fault	Yes	Х
MSC_E202	SRAM Does Not Support Prefetch When ECC is Enabled	Yes	Х
RMU_E202	External Debug Access Not Available After Watchdog or Lockup Full Reset	Yes	Х
TIMER_E202	Continuous Overflow and Underflow Interrupts in Quadrature Counting Mode	Yes	Х
USART_E204	IrDA Modulation and Transmission of PRS Input Data	Yes	Х
USART_E205	Possible Data Transmission on Wrong Edge in Synchronous Mode	Yes	Х
USART_E206	Additional SCLK Pulses Can Be Generated in USART Synchronous Mode	Yes	Х
WDOG_E201	Clear Command is Lost Upon EM2 Entry	Yes	Х
WTIMER_E201	Continuous Overflow and Underflow Interrupts in Quadrature Counting Mode	Yes	Х

#### 2. Current Errata Descriptions

#### 2.1 ADC\_E213 - ADC KEEPINSLOWACC Mode

#### Description of Errata

When WARMUP-MODE in ADCn\_CTRL is set to KEEPINSLOWACC, the ADC does not track the input voltage. Also, the ADC keeps the input muxes closed even during channel switching, making it not recommended to operate the ADC in KEEPINSLOWACC mode.

#### Affected Conditions / Impacts

KEEPINSLOWACC warmup mode does not function properly.

#### Workaround

There is currently no workaround for this issue.

#### Resolution

There is currently no resolution for this issue.

#### 2.2 CSEN\_E201 - CSEN\_DATA in Debug Mode

#### Description of Errata

Reading CSEN\_DATA in debug mode inadvertently clears pending CSEN data DMA requests.

#### Affected Conditions / Impacts

Reads of CSEN\_DATA clear pending receive data DMA requests. This would be expected in normal operation as the DMA reads CSEN\_DATA to transfer newly acquired results. These reads are intentional, but any read of CSEN\_DATA, including while in debug mode, has the same effect. Thus, viewing the CSEN module registers in a debugger, such as in Simplicity Studio, can inadvertently clear pending CSEN DMA requests resulting in subsequent data being received out of order and with insertions of random data.

#### Workaround

Do not use a debugger to read the CSEN registers while DMA is enabled.

#### Resolution

#### 2.3 CSEN\_E202 - CSEN Baseline DMA Transfers

#### Description of Errata

DMA transfers to CSEN\_DMBASELINE do not occur in the expected order.

#### Affected Conditions / Impacts

When using delta modulation, a baseline value must be written to CSEN\_DMBASELINE before each conversion. However, when DMA is used to do this, these writes occur after the desired conversion instead of before the conversion as is required. This means that in a given sequence of conversions serviced by DMA, the write to CSEN\_DMBASELINE that should happen before conversion N is actually written in advance of conversion N + 1, leading to potentially erroneous results.

#### Workaround

Manually write the first value to CSEN\_DMBASELINE and then use the DMA to perform subsequent baseline writes. Therefore, in the case of a sequence consisting of four conversions, the first baseline value would be written to CSEN\_DMBASELINE under software control (e.g., before the conversion trigger occurs). The next three values can be written by the DMA after the first and each subsequent conversion occurs.

After the final conversion, which would be the fourth in this example, the DMA will service a final write request to CSEN\_DMBASE-LINE. This final transfer can be (1) a dummy value if no further conversions are required, (2) the initial baseline value in the case where conversions are repeated in a loop, or (3) the initial baseline value for a new, yet-to-be-triggered series of conversions.

#### Resolution

There is currently no resolution for this issue.

#### 2.4 DBG\_E204 - Debug Recovery with JTAG Does Not Work

#### Description of Errata

The debug recovery algorithm of holding down pin reset, issuing a System Bus Stall AAP instruction, and releasing the reset pin does not work when using the JTAG debug interface. When using the JTAG debug interface, the core will continue to execute code as soon as the reset pin is released.

#### Affected Conditions / Impacts

The debug recovery sequence will not work when using the JTAG debug interface.

#### Workaround

Use the Serial Wire debug interface to implement the debug recovery sequence.

#### Resolution

There is currently no resolution for this issue.

#### 2.5 EMU E217 — EM4S Not Supported in 5V Sub-System Powered Devices at Temperatures Above 85°C

#### Description of Errata

When system uses 5V sub-system to power up the EFM chip, energy mode EM4 Shutoff is only supported up to 85C. When a system that uses the 5V sub-system to power up the EFM chip is in EM4 Shutoff at a temperature above 85C, the output voltage VREGO of the 5V sub-system will not stay above the required minimum AVDD voltage of 1.62V due to added leakage at high temperatures, which might be above the maximum 20uA current source capability of the 5V sub-system in EM4 Shutoff.

#### Affected Conditions / Impacts

Systems using the 5V sub-system and EM4S at high temperatures.

#### Workaround

There is currently no workaround for this issue. The recommendation for the 5V sub-system powered devices is to use EM4 Hibernate instead of EM4 Shutoff at temperatures above 85C.

#### Resolution

#### 2.6 EMU\_E218 — Entering Backup Mode with RESETn Low

#### Description of Errata

When the device is configured...

- for entry into backup mode when main power is removed or otherwise falls below safe operating levels (EMU\_BUCTRL programmed accordingly),
- with the proper supply present on the BU\_VIN pin to provide retention power in backup mode,
- where assertion of RESETn causes a soft reset (the default behavior because Configuration Lock Word 0 bit 2 is 1 on a factory fresh device shipped with erased flash), and
- such that the soft reset event causes the EMU to be reset (RMU\_CTRL\_PINMODE = FULL, which is the default state, or RMU\_CTRL\_PINMODE = EXTENDED),

...and the RESETn pin is asserted (goes low), the system enters backup mode even when main power is not removed or does not fall below the normal operating threshold. The device will not recover from backup mode until a power-on reset occurs.

#### Affected Conditions / Impacts

Systems making use of backup mode in which the RESETn pin can be asserted by an external device and in which assertion of RESETn causes a soft reset because the default behavior of the pin has not been changed.

#### Workaround

There are two possible workarounds for this issue:

- Program Configuration Lock Word 0 (CLW0) bit 2 to 0 so that assertion of RESETn always cause a hard reset.
- Change the level of reset caused by assertion of the RESETn pin to LIMITED by writing the appropriate value to the PINMODE field in the RMU\_CTRL register.

#### Resolution

There is currently no resolution for this issue.

#### 2.7 EMU\_E219 — 5V Regulator Output Affected by DC-DC Mode Changes

#### Description of Errata

When the 5V regulator — which also powers the transceiver on devices with USB — is enabled and regulating (typically to 3.3V), its output as seen on the VREGO pin can experience momentary fluctuations in response to certain DC-DC converter mode transitions.

For example, in the worst case, a DC-DC transition from BYPASS mode to LOWNOISE mode can cause VREGO to momentarily overshoot by approximately 550 mV for around 10 ms. Similarly, a DC-DC transition from OFF mode to LOWNOISE mode can cause VREGO overshoot of approximately 330 mV for around 1 ms. These transient durations correlate directly with the time it takes for  $V_{DCDC}$  to return to 1.8V when the device is connected as recommended in *Application Note AN0948: EFM32 and EFR32 Series 1 Power Configurations and DC-DC*.

In both cases, after the momentary overshoot, the VREGO output will recover to a DC level approximately 30 mV higher than it was when the DC-DC converter was in the BYPASS or OFF modes.

#### Affected Conditions / Impacts

USB communications could be interrupted in systems where both the 5V regulator and DC-DC converter are used, and the DC-DC mode is changed. The overshoot and subsequent settling of VREGO above its nominal output level after a DC-DC mode change may present concerns if VREGO powers AVDD, IOVDD, or other components in the system.

#### Workaround

Because VREGO supplies the USB transceiver, DC-DC mode transitions from BYPASS to LOWNOISE or OFF to LOWNOISE should not be performed while USB communications activity is ongoing in order to avoid the risk of generating a bit error.

If VREGO is used to supply AVDD, IOVDD, or other components in the system, care should be taken to ensure that circuits in these power domains are tolerant of the kinds of supply perturbations described above and/or to limit DC-DC mode transitions to periods when the system can tolerate such supply perturbations.

#### Resolution

#### 2.8 EMU\_E220 - DECBOD Reset During Voltage Scaling After EM2 or EM3 Wakeup

#### Description of Errata

An infrequent, asynchronous and unrelated internal event can intermittently delay normal BOD state-machine transition sequencing during voltage scaling from VSCALE0 (1.0 Vdc) to VSCALE2 (1.2 Vdc) when emerging from EM2/EM3 to EM0. This delay can cause erroneous DECBOD resets on some devices.

#### Affected Conditions / Impacts

Systems operating with core voltage scaling can experience a decouple voltage brownout reset (DECBOD) when exiting EM2 or EM3.

#### Workaround

Systems that use core voltage scaling need to enter EM2 or EM3 via a RAM executed wait for interrupt instruction with interrupts disabled. Additionally, the EMU writes shown below should be added around EM2/EM3 entry and exit and after voltage scaling completes. This prevents the BOD state-machine transition signals from being delayed. This workaround adds 2.7 µs to the voltage scaling operation.

**Note:** This workaround is included in em\_emu.c in the v2.7.4.0 or later of the Gecko SDK. It is recommended to workaround this issue by using the latest Gecko SDK version.

```
// Execute from RAM with interrupts disabled
*(uint32_t *) (EMU_BASE + 0x1A4) |= 0x1f << 10;
__WFI();
*(uint32_t *) (EMU_BASE + 0x14C) |= 0x01 << 31;
// Enable Interrupts and return to flash execution
. . . .

// After voltage scaling is complete
*(uint32_t *) (EMU_BASE + 0x14C) &= ~(0x01 << 31);
EMU->IFC = 0xFFFFFFFF;
```

#### Resolution

There is currently no resolution for this issue.

#### 2.9 I2C\_E206 - Slave Holds SCL Low After Losing Arbitration

#### Description of Errata

If, while transmitting data as a slave, arbitration is lost, SCL is unintentionally held low for an indefinite period of time.

#### Affected Conditions / Impacts

The winner of arbitration cannot use the bus because SCL is never released.

#### Workaround

If the I<sup>2</sup>C arbitration lost flag is asserted (I2C\_IF\_ARBLOST = 1) in slave mode (I2C\_STATE\_MASTER = 0), application software needs to wait for at least one SCL high time and then issue the transmission abort command (set I2C\_CMD\_ABORT = 1), thus releasing SCL.

#### Resolution

#### 2.10 I2C\_E207 - I<sup>2</sup>C Fails to Indicate New Incoming Data

#### Description of Errata

A race condition exists in which the  $I^2C$  fails to indicate reception of new data when both user software attempts to read data from and the  $I^2C$  hardware attempts to write data to the  $I^2C$  in the same cycle.

#### Affected Conditions / Impacts

When this race condition occurs, the RXFIFO enters an invalid state in which both I2C\_STATUS\_RXDATAV = 0 and I2C\_STATUS\_RXFULL = 1. This causes the I<sup>2</sup>C to discard new incoming data bytes because RXFULL = 1 and would otherwise prevent user software from reading last byte written by the I<sup>2</sup>C hardware to RXFIFO because RXDATAV = 0.

#### Workaround

User software can recognize and clear this invalid RXDATAV = 0 and RXFULL = 1 condition by performing a dummy read of the RXFIFO (I2C\_RXDATA). This restores the expected RXDATAV = 1 and RXFULL = 0 condition. The data from this read can be discarded, and user software can now read the last byte written by the I<sup>2</sup>C hardware to the RXFIFO (the byte which caused the invalid RXDATAV = 0 and RXFULL = 1 condition).

No data will be lost as long as user software completes this recovery procedure (performing the dummy read and then reading the remaining valid byte in the RXFIFO) before the I<sup>2</sup>C hardware receives the next incoming data byte.

#### Resolution

There is currently no resolution for this issue.

#### 2.11 LES\_E201 — LFPRESC Can Extend Channel Start-Up Delay

#### Description of Errata

Setting LESENSE\_TIMCTRL\_LFPRESC to a value other than DIV1 may delay channel start-up longer than the number of LFACLK<sub>LESENSE</sub> clock cycles specified by LESENSE\_TIMCTRL\_STARTDLY.

#### Affected Conditions / Impacts

Delaying channel start-up delays the subsequent excitation and measurement phases and may have an impact on the data returned by the LESENSE.

#### Workaround

If a channel start-up delay is used (LESENSE\_TIMCTRL\_STARTDLY > 0), LESENSE\_TIMCTRL\_LFPRESC must be set to DIV1.

#### Resolution

There is currently no resolution for this issue.

#### 2.12 MSC\_E201 - Invalid Data Cached After a Bus Fault

#### Description of Errata

The instruction cache is not flushed in the event of a bus fault. As a result, when an instruction fetch results in a bus fault, invalid data may be cached. When invalid data is cached due to a bus fault, the next time the instruction that caused the bus fault is fetched, the processor core will get the invalid cached data without any bus fault.

#### Affected Conditions / Impacts

This problem manifests itself in software that implements a bus fault handler because the processing of the bus fault does not invalidate the instruction cache.

#### Workaround

Set MSC->CACHECMD. INVCACHE=1 upon entering the bus fault handler to invalidate the instruction cache.

#### Resolution

#### 2.13 MSC\_E202 - SRAM Does Not Support Prefetch When ECC is Enabled

#### Description of Errata

Prefetch cannot be used when the corresponding SRAM has ECC enabled.

#### Affected Conditions / Impacts

Erroneous write-back operations can lead to further corruption when 1-bit ECC errors occur. The optional bus fault upon 2-bit errors (MSC->CTRL.RAMECCERRFAULTEN=1) can cause the SRAM to generate invalid bus protocol responses, leading to unpredictable bus master (e.g. CPU or LDMA) behavior.

#### Workaround

Because this erratum was discovered on the pin-compatible predecessor, EFM32GG11, a preventive measure was implemented on EFM32GG12. When both ECC and prefetch are enabled, the automatic hardware write back feature that corrects 1-bit ECC errors is disabled. This permits both ECC and prefetch to remain enabled, as well as the optional generation of bus faults upon 2-bit errors, but requires software to perform the necessary write back operations to correct words in which 1-bit ECC errors are detected (MSC IF RAM1ERR1B or MSC IF RAMERR1B is set).

#### Resolution

There is currently no resolution for this issue.

#### 2.14 RMU\_E202 - External Debug Access Not Available After Watchdog or Lockup Full Reset

#### Description of Errata

When a reset is triggered in full-reset mode, a debugger will not be able to read AHB-AP or ARM core registers.

#### Affected Conditions / Impacts

Systems using the full reset mode for watchdog or lockup resets will see limited debugging capability after one of these resets triggers.

#### Workaround

There are three possible workarounds:

- Software should configure peripherals to either LIMITED or EXTENDED mode if full debugger functionality is needed after a watchdog or lockup reset.
- When using FULL reset mode, appending at least 9 idle clock cycles to the last debug command will allow the transaction to complete.
- A power cycle or hard pin reset will restore normal operation.

#### Resolution

#### 2.15 TIMER\_E202 — Continuous Overflow and Underflow Interrupts in Quadrature Counting Mode

#### Description of Errata

When the TIMER is configured to operate in quadrature decoder mode with the overflow interrupt enabled and the counter value (TIM-ER\_CNT) reaches the top value (TIMER\_TOP), the overflow interrupt is requested continuously even if the interrupt flag (TIM-ER\_IF\_OF) is cleared. Similarly, if the underflow interrupt is enabled and the counter value reaches zero, the underflow interrupt is requested continuously even if the interrupt flag (TIMER\_IF\_UF) is cleared. The interrupt can be cleared only after the counter value has incremented or decremented so that the overflow or underflow condition no longer applies.

#### Affected Conditions / Impacts

Because the counter is clocked by its CC0 and CC1 inputs in quadrature decoder mode and not the prescaled HFPERCLK, overflow and underflow events remain latched as long as TIMER\_CNT remains at the value that triggered the overflow or underflow condition. Until the counter is no longer in the overflow or underflow condition, it is not possible to clear the associated interrupt flag.

#### Workaround

Short of disabling the relevant interrupts, the simplest workaround is to manually change TIMER\_CNT so that the overflow or underflow condition no longer exists. Insert the following or similar code in the interrupt handler for the timer in question (TIMER0 in this case) to do this:

```
uint32 intFlags = TIMER_IntGet(TIMER0);

if((intFlags & TIMER_IF_OF) && (TIMER0->CNT == TIMER0->TOP))
   TIMER0->CNT = 0;

if((intFlags & TIMER_IF_UF) && (TIMER0->CNT == 0x0))
   TIMER0->CNT = TIMER0->TOP;
```

It may be necessary for firmware to account for this adjustment in calculations that include the counter value.

#### Resolution

There is currently no resolution for this issue.

#### 2.16 USART E204 — IrDA Modulation and Transmission of PRS Input Data

#### Description of Errata

If the USART IrDA modulator is configured to accept input from a PRS channel, the incoming data stream will not be transmitted because the required clock from the baud rate generator is never enabled.

#### Affected Conditions / Impacts

It is not possible for the USART IrDA modulator to directly transmit data from a source other than the USART's own transmitter. The USART\_IRCTRL\_IRPRSEN bit should remain at its reset state of 0.

#### Workaround

Assuming the data to be sent via the PRS is also data that could be received by the EFM32/EFR32 USART, then the data can be received using the USART's PRS RX feature (USART\_INPUT\_RXPRS = 1), stored in RAM (e.g., using DMA), and then transmitted with IrDA mode enabled. In cases where IrDA operation is transmit-only, the PRS RX data can be received on the same USART doing the transmission. If IrDA operation is bidirectional, then another USART must be used to receive the PRS data.

If the data to be sent is in some other format (e.g., pulses from a timer output), then there is no direct way to transmit it using the IrDA modulator. It would be necessary to capture the data in some other way and reformat it as serial data timed according to the clock generated by the USART.

#### Resolution

#### 2.17 USART\_E205 — Possible Data Transmission on Wrong Edge in Synchronous Mode

#### Description of Errata

If the USART is configured to operate in synchronous mode with...

- 1. USART\_CLKDIV\_DIV = 0 (clock =  $f_{HFPERCLK} \div 2$ )
- 2. USART CTRL CLKPHA = 0
- 3. USART TIMING CSHOLD = 1

...and data is loaded into the transmit FIFO (say, by the LDMA) at the exact same time as the USART state machine begins to insert the requested one bit time extension of chip select hold time (USART\_TIMING\_CSHOLD = 1), the first bit of the new data word is incorrectly transmitted on the leading clock edge of the subsequent data bit and not the trailing clock edge of the current data bit.

#### Affected Conditions / Impacts

Reception of each data bit by the slave is tied to a specific clock edge, thus the late transmission by the master of the first bit of a word may cause the slave to receive the incorrect data, especially if the data setup time for the slave approaches or exceeds one half the shift clock period.

#### Workaround

Because there is no way to specifically time a write to the transmit FIFO such that it does not occur when the USART state machine changes state, use one of the following workarounds to avoid the risk for data corruption described above:

- Set USART CLK DIV > 0.
- Use USART\_TIMING\_CSHOLD = 0 or USART\_TIMING\_CSHOLD > 1.
- Use USART\_CTRL\_CLKPHA = 1. This option is particularly useful with SPI flash memories as many support operations in both the CLKPOL = CLKPHA = 0 and CLKPOL = CLKPHA = 1 modes.

#### Resolution

There is currently no resolution for this issue.

#### 2.18 USART E206 — Additional SCLK Pulses Can Be Generated in USART Synchronous Mode

#### Description of Errata

When inter-character spacing is enabled (USART\_TIMING\_ICS > 0) and USART\_CTRL\_CLKPHA = 1 in synchronous master mode, an extra clock pulse is generated after each frame transmitted except the last (that frame which when sent results in both the transmit FIFO and transmit shift register being empty).

#### Affected Conditions / Impacts

The extra clock pulse generated at the end of the first frame would cause a slave device to clock in the first bit of the next frame it expects to receive even though the USART is not yet driving that data. The slave would lose synchronization with the master and erroneously receive all frames after the first.

#### Workaround

Do not enable inter-character spacing when CLKPHA = 1. If a delay between frames is necessary, insert one manually with a software delay loop. Data cannot be transmitted using DMA in this case.

#### Resolution

#### 2.19 WDOG\_E201 - Clear Command is Lost Upon EM2 Entry

#### Description of Errata

If the device enters EM2 while the clear command is still being synchronized, the watchdog counter may not be cleared as expected.

#### Affected Conditions / Impacts

If the watchdog counter is not cleared as expected, the device can encounter a watchdog reset.

#### Workaround

Wait for WDOG\_SYNCBUSY\_CMD to clear before entering EM2.

Note that WDOG can be clocked from one of the low-frequency clock sources and will require additional time to enter EM2 when implementing this workaround.

#### Resolution

There is currently no resolution for this issue.

#### 2.20 WTIMER E201 — Continuous Overflow and Underflow Interrupts in Quadrature Counting Mode

#### Description of Errata

When the WTIMER is configured to operate in quadrature decoder mode with the overflow interrupt enabled and the counter value (WTIMER\_CNT) reaches the top value (WTIMER\_TOP), the overflow interrupt is requested contiunously even if the interrupt flag (WTIMER\_IF\_OF) is cleared. Similarly, if the underflow interrupt is enabled and the counter value reaches zero, the underflow interrupt is requested contiunously even if the interrupt flag (WTIMER\_IF\_UF) is cleared. Only after the counter value has incremented or decremented so that the overflow or underflow condition no longer applies can the interrupt be cleared.

#### Affected Conditions / Impacts

Because the counter is clocked by its CC0 and CC1 inputs in quadrature decoder mode and not the prescaled HFPERCLK, overflow and underflow events remain latched as long WTIMER\_CNT remains at the value that triggered the overflow or underflow condition. Until the counter is no longer in the overflow or underflow condition, it is not possible to clear the associated interrupt flag.

#### Workaround

Short of disabling the relevant interrupts, the simplest workaround is to manually change WTIMER\_CNT so that the overflow or underflow condition no longer exists. Insert the following or similar code in the interrupt handler for the timer in question (WTIMER0 in this case) to do this:

```
uint32 intFlags = TIMER_IntGet(WTIMER0);
if((intFlags & WTIMER_IF_OF) && (WTIMER0->CNT == WTIMER0->TOP))
  WTIMER0->CNT = 0;
if((intFlags & WTIMER_IF_UF) && (WTIMER0->CNT == 0x0))
  WTIMER0->CNT = WTIMER0->TOP;
```

It may be necessary for firmware to account for this adjustment in calculations that include the counter value.

#### Resolution

## 3. Revision History

#### Revision 0.3

September, 2020

• Added I2C\_E207, USART\_E206 and WDOG\_E201.

#### Revision 0.2


April, 2020

- Added EMU\_E220, LES\_E201, TIMER\_E202, USART\_E205, and WTIMER\_E201.
- Migrated to new errata document format.

### Revision 0.1

December, 2018

· Initial release.











**Quality** www.silabs.com/quality



**Support & Community** www.silabs.com/community

#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required, or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs

#### Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, ClockBuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, EZRadioPRO®, Gecko®, Gecko OS, Gecko OS Studio, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.

