

# Wireless Gecko EFR32BG24 Errata



This document contains information on the EFR32BG24 errata. The latest available revision of this device is revision B.

Errata that have been resolved remain documented and can be referenced for previous revisions of this device.

The device data sheet explains how to identify the chip revision, either from the package marking or electronically.

Errata effective date: December, 2022.

# 1. Errata Summary

The table below lists all known errata for the EFR32BG24 and all unresolved errata of the EFR32BG24.

Table 1.1. Errata Overview

Designator	Title/Problem	Workaround	Exists on	Revision:
		Exists	Α	В
CUR_E302	Extra EM1 Current if FPU is Disabled	Yes	Х	Х
CUR_E303	Active Charge Pump Clock Causes High Current	Yes	Х	_
DCDC_E302	DCDC Interrupts Block EM2/3 Entry or Cause Unexpected Wake- up	Yes	Х	_
EMU_E304	Higher Than Expected EM2 Current	No	Х	_
EUSART_E302	Synchronous EUSART Module Disable Lockup	Yes	Х	Х
EUSART_E303	EUSART Receiver Enters Lockup State when Using Low Frequency IrDA Mode	Yes	Х	Х
EUSART_E304	Incorrect Stop Bits Lock Receiver	Yes	Х	Х
IADC_E306	Changing Gain During a Scan Sequence Causes an Erroneous IADC Result	Yes	Х	Х
KEYSCAN_E301	Unused Rows Are Not Properly Gated Off	Yes	Х	х
RADIO_E305	Channel Clear Detection	No	Х	_
RADIO_E307	BLE 2 Mbps and IEEE 802.15.4 Sensitivity and Selectivity Degradation with Crystals Below 39 MHz	Yes	Х	Х
SE_E301	Bricked Device After SE Firmware Upgrade or Bootloader Upgrade	Yes	Х	Х
USART_E304	PRS Transmit Unavailable in Synchronous Secondary Mode	No	Х	Х

# 2. Current Errata Descriptions

### 2.1 CUR\_E302 - Extra EM1 Current if FPU is Disabled

# Description of Errata

When the Floating Point Unit (FPU) is disabled, the on-demand Fast Startup RC Oscillator (FSRCO) remains on after an energy mode transition from EM0 to EM1 is complete. This leads to higher current consumption in EM1.

# Affected Conditions / Impacts

The enabled FSRCO increases EM1 current consumption by approximately 500 µA.

### Workaround

Always enable the FPU at the beginning of code execution via the Coprocessor Access Control Register (CPACR) in the System Control Block (SCB) as shown below:

```
SCB->CPACR |= ((3 << 20) | (3 << 22));
```

### Resolution

There is currently no resolution for this issue.

### 2.2 EUSART\_E302 — Synchronous EUSART Module Disable Lockup

### Description of Errata

The EUSART freezes and does not function if firmware:

- 1. Initializes the EUSART in synchronous main mode.
- 2. Disables the EUSART and reconfigures it to either synchronous secondary or asynchronous mode.
- 3. Re-enables the ESUART.
- 4. Transfers data.
- 5. Disables the EUSART.

This issue is caused by the failure of a handshake signal that is required by the EUSART disabling logic to fully propagate when leaving synchronous main mode.

# Affected Conditions / Impacts

Systems that use the EUSART in synchronous main mode cannot simply switch to another mode as this causes the module to freeze. This ocurs only when firmware attempts to switch from synchronous main mode to another mode. Switching between all other modes is unaffected.

### Workaround

Firmware can manually generate additional clock edges after the module is disabled to fully propagate the handshake signal and allow the next disable sequence to happen as usual.

### Example code

```
//Work-around code//
uint32_t i;
for (i=0;i<4;i++) {
  EUSART0->CFG2 |= EUSART_CFG2_CLKPHA;
  EUSART0->CFG2 &= ~EUSART_CFG2_CLKPHA;
}
//Work-around code - END//
```

# Resolution

# 2.3 EUSART\_E303 — EUSART Receiver Enters Lockup State when Using Low Frequency IrDA Mode

# Description of Errata

When low frequency IrDA mode is enabled (EUSART\_IRLFCFG\_IRLFEN = 1), the receiver can block incoming traffic if it receives either a...

- 0 if EUSART\_CFG0\_RXINV = 0 or
- 1 if EUSART\_CFG0\_RXINV = 1

# ...before...

- the EUSART module is enabled (EUSART\_EN\_EN =1),
- the receiver is enabled (EUSART\_CMD\_RXEN =1), and
- the write to enable the receiver (RXEN = 1) has been synchronized (EUSART\_SYNCBUSY\_RXEN = 0).

# Affected Conditions / Impacts

Incoming traffic will be blocked at the EUSART receiver and subsequent interrupts and status flags will not be set correctly.

### Workaround

To avoid entering the lockup state, use one of the workarounds mentioned below:

• When the receiver (RX) input is routed through the PRS:

Force the input to the IrDA demodulator to high by using the PRS before enabling EUSART. Keep it this way until the receiver has been enabled and EUSART\_CMD\_RXEN bit is synchronized. See the following code sequence for an example of how to do this:

Note: EUSART\_CTRL\_RXINV = 1 in this workaround because the receiver input must be inverted for proper IrDA RZI operation.

• When the receiver (RX) input is not routed through the PRS:

Force the input to the IrDA demodulator to high by using a GPIO pin other than the current EUSART RX pin before enabling the EUSART. Keep it this way until the receiver has been enabled and EUSART\_CMD\_RXEN bit is synchronized. See the following code sequence for an example of how to do this:

```
// Configure alternate GPIO (PA00) used for workaround to output 0
GPIO PinModeSet (gpioPortA, 0, gpioModePushPull, 0);
// Route EUSARTO Rx to the alternate GPIO (PA00)
GPIO->EUSARTROUTE[0].ROUTEEN = (GPIO->EUSARTROUTE[0].ROUTEEN & ~GPIO_EUSART_ROUTEEN_RXPEN);
GPIO->EUSARTROUTE[0].RXROUTE = (gpioPortA << _GPIO_EUSART_RXROUTE_PORT_SHIFT) | (0 <<
GPIO EUSART RXROUTE PIN SHIFT);
GPIO->EUSARTROUTE[0].ROUTEEN |= GPIO EUSART ROUTEEN RXPEN;
// Enable EUSARTO to configure Rx
EUSART0->EN_SET = EUSART_EN_EN;
// Enable Rx
EUSART0->CMD = EUSART_CMD_RXEN;
// Wait until Rx enable is synchronized
while ((EUSARTO->SYNCBUSY & EUSART SYNCBUSY RXEN) != OU) {}
// Route EUSART Rx to EUSART RX GPIO(EUSART RX PORT & EUSART RX PIN)
GPIO->EUSARTROUTE[0].ROUTEEN = (GPIO->EUSARTROUTE[0].ROUTEEN & ~GPIO EUSART ROUTEEN RXPEN);
GPIO->EUSARTROUTE[0].RXROUTE = (EUSART RX PORT << GPIO EUSART RXROUTE PORT SHIFT) | (EUSART RX PORT <<
GPIO EUSART RXROUTE PIN SHIFT);
GPIO->EUSARTROUTE[0].ROUTEEN |= GPIO EUSART ROUTEEN RXPEN;
// Disable alternate GPIO (PA00) used for workaround
GPIO PinModeSet(gpioPortA, 0, gpioModeDisabled, 0);
```

Note: EUSART\_CTRL\_RXINV = 1 in this workaround because the receiver input must be inverted for proper IrDA RZI operation.

To exit the lockup state, disable the EUART and force the input to the IrDA demodulator to 1 before re-enabling the EUART by using steps mentioned above.

# Resolution

# 2.4 EUSART\_E304 — Incorrect Stop Bits Lock Receiver

# Description of Errata

When low frequency IrDA mode is enabled (EUSART\_IRLFCFG\_IRLFEN = 1), the receiver can block incoming traffic if it receives either a...

- 0 if EUSART\_CFG0\_RXINV = 0 or
- 1 if EUSART\_CFG0\_RXINV = 1
- ...when it is expecting a stop bit.

# Affected Conditions / Impacts

Incoming traffic will be blocked at the EUSART receiver. Subsequent interrupts and status flags will not be set correctly.

# Workaround

To avoid receiver lock-up in the application firmware caused by formatting errors in the received data, change the receiver GPIO pin routing to force the input to the IrDA demodulator to 1 for the anticipated period of time during which such data can be received.

To exit the lockup state, disable the EUSART and force the input to the IrDA demodulator to 1 before re-enabling the EUSART by using one of the workarounds mentioned below:

• When the receiver (RX) input is routed through the PRS:

Force the input to the IrDA demodulator to high by using the PRS before enabling EUSART. Keep it this way until the receiver has been enabled and EUSART CMD RXEN bit is synchronized. See the following code sequence for an example of how to do this:

Note: EUSART\_CTRL\_RXINV = 1 in this workaround because the receiver input must be inverted for proper IrDA RZI operation.

When the receiver (RX) input is not routed through the PRS:
 Force the input to the IrDA demodulator to high by using a GPIO pin other than the current EUSART RX pin before enabling the EUSART. Keep it this way until the receiver has been enabled and EUSART\_CMD\_RXEN bit is synchronized. See the following code sequence for an example of how to do this:

```
// Configure alternate GPIO (PA00) used for workaround to output 0
GPIO PinModeSet (gpioPortA, 0, gpioModePushPull, 0);
// Route EUSARTO Rx to the alternate GPIO (PA00)
GPIO->EUSARTROUTE [0].RXROUTE = (gpioPortA << GPIO EUSART RXROUTE PORT SHIFT) | (0 <<
GPIO EUSART RXROUTE PIN SHIFT);
// Enable EUSARTO to configure Rx
EUSARTO->EN SET = EUSART EN EN;
// Enable Rx
EUSART0->CMD = EUSART_CMD_RXEN;
// Wait until Rx enable is synchronized
while ((EUSARTO->SYNCBUSY & EUSART_SYNCBUSY_RXEN) != OU) {}
// Route EUSART Rx to EUSART RX GPIO(EUSRT RX PORT & EUSART RX PIN)
GPIO->EUSARTROUTE[0].RXROUTE = (EUSART_RX_PORT << _GPIO_EUSART_RXROUTE_PORT_SHIFT) | (EUSART_RX_PIN <<
_GPIO_EUSART_RXROUTE_PIN_SHIFT);
// Disable alternate GPIO (PA00) used for workaround
GPIO_PinModeSet(gpioPortA, 0, gpioModeDisabled, 0);
```

Note: EUSART CTRL RXINV = 1 in this workaround because the receiver input must be inverted for proper IrDA RZI operation.

# Resolution

### 2.5 IADC\_E306 - Changing Gain During a Scan Sequence Causes an Erroneous IADC Result

### Description of Errata

Differences in the ANALOGGAIN setting within multiple IADC\_CFGx groups during a scan sequence introduces a transient condition that may result in an inaccurate IADC conversion.

### Affected Conditions / Impacts

The result of the IADC scan measurement may not match the expected result for the voltage present on the pin during the conversion.

### Workaround

Both 1 and 2 shown below must be implemented.

- 1. If there is a difference in the ANALOGGAIN setting between IADC\_CFGx groups during a scan sequence, the IADC\_SCHEDx clock prescaler must also change to an appropriate setting. This forces a warmup state (5 µs delay) in between ANALOGGAIN changes. Note that the same IADC\_SCHEDx clock prescaler value may be an appropriate setting for both ANALOGGAIN settings, but to force the warmup delay, the IADC\_SCHEDx must have different values.
- 2. The first and last entry of a scan group should use IADC\_CFG0, which is the default configuration of the IADC at the start and end of a scan conversion sequence. If CONFIG1 is used at the start and end of the scan group, erronous IADC results may occur.

### Resolution

There is currently no resolution for this issue.

### 2.6 KEYSCAN E301 - Unused Rows Are Not Properly Gated Off

# Description of Errata

Unused KEYSCAN row inputs cause the KEY bit in the KEYSCAN\_IF register to be set at all times indicating a key was pressed. This prevents the interrupt flag from clearing and stops the scan procedure.

### Affected Conditions / Impacts

The KEY bit in the KEYSCAN\_IF register is always set when rows are left unused.

### Workaround

Configure the GPIO\_KEYSCAN\_ROWSENSENROUTE registers for any unused row inputs to the same GPIO port and pin associated with any of the row inputs that are used. For example, if rows 0, 1, and 2 are used and routed to PA05, PA06, and PA07 respectively, and rows 3, 4, and 5 are unused, the configuration could be:

```
// Routing GPIO pins PA05, PA06 and PA07 to rows 0, 1 and 2
GPIO->DBUSKEYPAD_ROWSENSEOROUTE = 0 << _GPIO_DBUSKEYPAD_ROWSENSEOROUTE_PIN_SHIFT;

5 << _GPIO_DBUSKEYPAD_ROWSENSE1ROUTE = 10 << _GPIO_DBUSKEYPAD_ROWSENSE1ROUTE_PIN_SHIFT;

GPIO->DBUSKEYPAD_ROWSENSE1ROUTE_PIN_SHIFT;

GPIO->DBUSKEYPAD_ROWSENSE1ROUTE_PIN_SHIFT;

GPIO->DBUSKEYPAD_ROWSENSE2ROUTE = 0 << _GPIO_DBUSKEYPAD_ROWSENSE2ROUTE_PORT_SHIFT|

7 << _GPIO_DBUSKEYPAD_ROWSENSE2ROUTE_PIN_SHIFT;

// Workaround - Connect unused rows 3, 4, and 5 to row 2 (PA07), a single used row GPIO->KEYSCANROUTE.ROWSENSE3ROUTE = 0 << _GPIO_KEYSCAN_ROWSENSE3ROUTE_PIN_SHIFT;

7 << _GPIO_KEYSCAN_ROWSENSE3ROUTE_PIN_SHIFT;

GPIO->KEYSCAN_ROWSENSE3ROUTE_PIN_SHIFT;

GPIO-KEYSCAN_ROWSENSE4ROUTE = 0 << _GPIO_KEYSCAN_ROWSENSE4ROUTE_PORT_SHIFT |

7 << _GPIO_KEYSCAN_ROWSENSE5ROUTE_PIN_SHIFT;

GPIO->KEYSCAN_ROWSENSE5ROUTE_PIN_SHIFT;

GPIO->KEYSCAN_ROWSENSE5ROUTE_PIN_SHIFT;
```

Note that KEYSCAN\_STATUS.ROW will report the same values for used and unused rows that route to the same GPIO. In the scenario above, KEYSCAN\_STATUS.ROW bits 2, 3, 4, and 5 will show the same values. The unused row bits in the KEYSCAN\_STATUS field should be masked so that unused row bits are set to 1, indicating a key is not pressed.

### Resolution

# 2.7 RADIO\_E307 - BLE 2 Mbps and IEEE 802.15.4 Sensitivity and Selectivity Degradation with Crystals Below 39 MHz

### Description of Errata

Sensitivity and selectivity degradation using the BLE 2 Mbps or 802.15.4 PHYs when using crystals below 39 MHz.

### Affected Conditions / Impacts

The BLE 2 Mbps PHY and 802.15.4 PHY will show sensitivity degradation of approximately 8 dB at higher frequencies, and 3 dB up to 37 dB selectivity degradation based on the channel, when using crystals below 39 MHz. For the 38 MHz crystal, the sensitivity degradation will be seen at 2432 MHz and above. For the 38.4 MHz crystal, the sensitivity degradation will be seen at 2458 MHz and above. This problem does not exist with 39 MHz and above crystals. The BLE 1 Mbps and LR PHYs are unaffected.

### Workaround

There is currently no workaround for either a 38 MHz or 38.4 MHz crystal with releases of Gecko SDK prior to 4.1.0. Use of a 39 MHz or 40 MHz crystal avoids the sensitivity and selectivity degradation when using earlier SDK releases.

### Resolution

This issue is resolved by upgrading to Gecko SDK 4.1.0.

### 2.8 SE\_E301 – Bricked Device After SE Firmware Upgrade or Bootloader Upgrade

# Description of Errata

Devices with a date code less than 2216 may become permanently disabled during an over-the-air (OTA) or over-the-wire (OTW) upgrade of the SE firmware or the bootloader in certain configurations.

### Affected Conditions / Impacts

Devices with a date code before 2216 and SE firmware prior to version 2.1.8 will fail to upgrade properly and become permanently disabled at step #5 of the upgrade procedure (illustrated in Figures 4.1 in UG266: Silicon Labs Gecko Bootloader User's Guide for GSDK 3.2 and Lower and 5.1 in UG489: Silicon Labs Gecko Bootloader User's Guide for GSDK 4.0 and Higher) if the SE or bootloader upgrade image is staged such that any portion of it extends beyond a 512 kB (address offset 0x7D000) boundary.

The default staging area for these operations in the Gecko Bootloader configuration tool is address offset 0x8000 (32768 decimal), which lies well below the 512 kB boundary.

- Changing the staging offset for SE firmware and bootloader upgrade images is not common, and most projects are not expected to be impacted by this.
- Devices with affected date codes that are upgraded to SE firmware version 2.1.8 or later will verify that the SE firmware or boot-loader upgrade image does not extend beyond the 512 kB boundary and, in such cases, will not perform the upgrade and will return an error code, thus allowing the device to be recovered.
- OTA and OTW (serial port) upgrades of the application firmware are not impacted.
- · Upgrades of SE firmware or the bootloader over the serial wire debug interface are also not impacted.
- Devices with date code 2216 or later are unaffected.

### Workaround

- Upgrade the bootloader over the debug interface with a configuration that uses the default staging offset at 0x8000.
- Upgrade the SE firmware over the debug interface to version 2.1.8 (to be released in Gecko SDK v4.1.0) or later.

### Resolution

Use one of the workarounds for affected devices.

# 2.9 USART\_E304 — PRS Transmit Unavailable in Synchronous Secondary Mode

# Description of Errata

When the USART is configured for synchronous secondary operation, the transmit output (MISO) is not driven if the signal is routed to a pin using the PRS producer (e.g., SOURCESEL = 0x20 and SIGSEL = 0x4 for USART0).

# Affected Conditions / Impacts

Systems cannot operate the USART in synchronous secondary mode if the PRS is used to route the transmit output to the RX (MISO) pin. Operation is not affected in main mode when the transmit output is routed to the TX (MOSI) pin using the PRS producer nor is operation affected in any mode when the GPIO\_USARTn\_RXROUTE and GPIO\_USARTn\_TXROUTE registers are used.

# Workaround

There is currently no workaround for this issue.

### Resolution

# 3. Resolved Errata Descriptions

This section contains previous errata for EFR32BG24 devices.

For errata on the latest revision, refer to the beginning of this document. The device data sheet explains how to identify chip revision, either from package marking or electronically.

### 3.1 CUR\_E303 - Active Charge Pump Clock Causes High Current

### Description of Errata

When the ACMP0, ACMP1, or IADC0 peripherals are active, the clock to the internal analog mux charge pump may also be activated, resulting in extra supply current.

### Affected Conditions / Impacts

- ACMP0 and ACMP1: The charge pump clock is activated whenever either module is enabled via the ACMPn\_EN\_EN bit or when enabled by the LESENSE state machine.
- IADC0: The charge pump clock is activated when any portion of the IADC analog circuitry is on. When IADC\_CTRL\_WARMUP-MODE = KEEPINSTANDBY or KEEPWARM, the clock is activated as long as the IADC is enabled via the IADC\_EN\_EN bit. When IADC\_CTRL\_WARMUPMODE = NORMAL, the clock is activated only during warmup and conversion and will be shut down between conversions.
- The extra current is from a shared block and increases supply current by an approximate total of 25 μA when any of the above conditions are true.

### Workaround

No workaround exists to entirely eliminate the extra current. The impact of the current can be reduced by duty-cycling the peripheral. The average system supply current increase depends on the total percentage of time the peripheral(s) is/are active. For example, if only ACMP0 is used and enabled for 10% of the time, the average supply current increase is about 2.5 μA.

### Resolution

This issue is resolved on revision B devices.

# 3.2 DCDC E302 - DCDC Interrupts Block EM2/3 Entry or Cause Unexpected Wake-up

# Description of Errata

Regardless of the setting of the DCDC Interrupt Enable (DCDC\_IEN) register, if the DCDC interrupt is enabled in the NVIC, the BYPSW, WARM, RUNNING, or TMAX interrupt requests can wake the device from EM2/3 or prevent it from entering EM2/3.

### Affected Conditions / Impacts

The errata is limited to the BYPSW, WARM, RUNNING, or TMAX requests as reflected in the DCDC Interrupt Flag (DCDC\_IF) register, which also function as wake-up sources from EM2/3.

When the NVIC DCDC interrupt is enabled:

- If the corresponding DCDC\_IEN bit for one of these interrupt requests is 1 and that condition occurs, then an interrupt will occur, and the CPU will branch to the DCDC IRQ handler.
- If the corresponding DCDC\_IEN bit for one of these interrupt requests is 0 and that condition occurs, then an interrupt will not occur.
- If any one of these four interrupt conditions occurs, regardless of the setting of its corresponding DCDC\_IEN bit, the device will wake from EM2/3 and/or be prevented from entering EM2/3. If the corresponding IEN is 0, an interrupt will not occur even though the EM2/3 wakeup event has occurred.

### Workaround

To prevent unwanted wake-up from or blocked entry into EM2/3, disable the DCDC interrupt using NVIC\_DisableIRQ(DCDC\_IRQn) before entering EM2/3 and re-enable the DCDC interrupt using NVIC\_EnableIRQ(DCDC\_IRQn) after EM2/3 wake-up.

### Resolution

This issue is resolved on revision B devices.

# 3.3 EMU\_E304 - Higher Than Expected EM2 Current

# Description of Errata

Current consumption in EM2 is higher than the datasheet specification.

# Affected Conditions / Impacts

Systems operating in EM2 have higher than expected current consumption, regardless of whether the DCDC is enabled.

# Workaround

There is currenty no workaround for this issue.

### Resolution

This issue is resolved on revision B devices.

# 3.4 RADIO\_E305 - Channel Clear Detection

# Description of Errata

The Listen Before Talk (LBT) and Carrier Sense Multiple Access-Collision Avoidance (CSMA-CA) algorithms always indicate that the channel is clear, even when this is not the case.

# Affected Conditions / Impacts

The LBT and CSMA-CA algorithms cannot be used.

### Workaround

There is currently no workaround for this issue.

# Resolution

This issue is resolved on revision B devices.

# 4. Revision History

# Revision 0.7

December, 2022

- Added EUSART\_E303 and EUSART\_E304.
- Fixed workaround routing for KEYSCAN\_E301.

### Revision 0.6

June, 2022

RADIO\_E307 updated to include workaround.

# Revision 0.5

April, 2022

- Added SE E301.
- Updated RADIO\_E307.

# Revision 0.4

March, 2022

- · Added CUR E303.
- Added IADC\_E306.
- Added KEYSCAN\_E301.
- Added RADIO\_E307.

# Revision 0.3

January, 2022

- · Updated for device revision B.
- Resolved and moved DCDC\_E302, EMU\_E304 and RADIO\_E305 to Resolved Errata.
- Added USART\_E304.
- · Replaced select terms with inclusive lexicon.

# Revision 0.2


August, 2021

Added CUR\_E302 and DCDC\_E302.

# Revision 0.1

June, 2021

· Initial release





**IoT Portfolio** www.silabs.com/IoT



**SW/HW** www.silabs.com/simplicity



**Quality** www.silabs.com/quality



**Support & Community** www.silabs.com/community

### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such unauthorized applications. Note: This content may contain offensive terminology that is now obsolete. Silicon Labs is replacing these term

### miorination, visit www.shabs.com/about as/melasive-lexi

# **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Redpine Signals®, WiSeConnect, n-Link, ThreadArch®, EZLink®, EZRadio®, EZRadio®, Cecko®, Gecko®, Gecko OS, Gecko OS Studio, Precision32®, Simplicity Studio®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA