Wireless Gecko Multi-Protocol Lighting Module
MGM210L Errata

This document contains information on the MGM210L errata. The latest available revision of this device is revision 3.

Errata that have been resolved remain documented and can be referenced for previous revisions of this device.

Errata effective date: May, 2024.

1. Errata Summary

The table below lists all known errata for the MGM210L and all unresolved errata of the MGM210L.

Table 1.1. Errata Overview

Designator	Title/Problem	Workaround Exists	Exists on Revision:	
			2	3
GPIO_E302	Increased Leakage Current When EM4WU Pins Are Enabled and the Pin State Is High	Yes	X	X
HFXO_E301	HFXO DISONDEMAND and FORCEEN Can Cause Device to Hang	Yes	X	X
I2C_E303	I2C Fails to Indicate New Incoming Data	Yes	X	X
IADC_E304	Possible Data Loss in EM2/EM3	Yes	X	X
IADC_E306	Changing Gain During a Scan Sequence Causes an Erroneous IADC Result	Yes	X	X
IADC_E307	Immediate Conversion When Enabling IADC Configured for PRS Trigger	Yes	X	X
TIMER_E301	Continuous Overflow and Underflow Interrupts in Quadrature Counting Mode	Yes	X	X
USART_E301	Possible Data Transmission on Wrong Edge in Synchronous Mode	Yes	X	X
USART_E302	Additional SCLK Pulses Can Be Generated in USART Synchronous Mode	Yes	X	X
USART_E304	PRS Transmit Unavailable in Synchronous Secondary Mode	No	X	X
WDOG_E301	Clear Command is Lost Upon EM2 Entry	Yes	X	X

2. Current Errata Descriptions

2.1 GPIO_E302 – Increased Leakage Current When EM4WU Pins Are Enabled and the Pin State Is High

Description of Errata
When any of the EM4WU pins are used with the input path enabled and the pin state is high, an extra leakage current of approximately 15 µA per pin will be observed in EM0, EM1, EM2, and EM3.
Affected Conditions / Impacts
EM0, EM1, EM2, and EM3 current will be higher by approximately 15 µA per pin when any of the EM4WU pins are used with the input path enabled and the pin state is high.
Workaround
There are two workarounds for this issue: 1. If the input path on the pad is not required, disable the input path on that pad by setting the DINDIS or DINDISALT bits in the GPIO_PORTx_CTRL register. Thus, an EM4WU pin can still be used to drive an output without incurring the extra current leakage when the pin is configured as an output and DINDIS or DINDISALT is set. 2. If an input path is required (i.e., MODEn is any value other than DISABLED and DINDIS = 0 or DINDISALT = 0), assign it to a pin which does not have EM4 wakeup capability. Refer to the device data sheet to determine which pins have or do not have EM4 wake-up functionality.
Resolution
There is currently no resolution for this issue.

2.2 HFXO_E301 — HFXO DISONDEMAND and FORCEEN Can Cause Device to Hang

Description of Errata
With HFXO enabled, when DISONDEMAND is toggled from 0 to 1 followed by a system reset request, a handshake between the EMU and CMU hangs, preventing the system reset from being asserted.
Affected Conditions / Impacts
The device will hang waiting for the EMU/CMU handshake to complete, requiring a pin reset to recover.
Workaround
When the HFXO is enabled, do not toggle DISONDEMAND from 0 to 1.
Resolution
There is currently no resolution for this issue.

2.3 I2C_E303 – I²C Fails to Indicate New Incoming Data

Description of Errata
A race condition exists in which the I²C fails to indicate reception of new data when both user software attempts to read data from and the I²C hardware attempts to write data to the I2C_RXFIFO in the same cycle.
Affected Conditions / Impacts
When this race condition occurs, the RXFIFO enters an invalid state in which both I2C_STATUS_RXDATAV = 0 and I2C_STATUS_RXFULL = 1. This causes the I²C to discard new incoming data bytes because RXFULL = 1 and would otherwise prevent user software from reading last byte written by the I²C hardware to RXFIFO because RXDATAV = 0.
Workaround
User software can recognize and clear this invalid RXDATAV = 0 and RXFULL = 1 condition by performing a dummy read of the RXFIFO (I2C_RXDATA). This restores the expected RXDATAV = 1 and RXFULL = 0 condition. The dummy read also sets the RXUFIF flag bit, which should be ignored and cleared. The data from this read can be discarded, and user software can now read the last byte written by the I²C hardware to the RXFIFO (the byte which caused the invalid RXDATAV = 0 and RXFULL = 1 condition). No data will be lost as long as user software completes this recovery procedure (performing the dummy read and then reading the remaining valid byte in the RXFIFO) before the I²C hardware receives the next incoming data byte.
Resolution
There is currently no resolution for this issue.

2.4 IADC_E304 – Possible Data Loss in EM2/EM3

Description of Errata
When the IADC wakes from EM2 or EM3 and generates conversion results that the LDMA transfers to RAM, it is possible under very rare circumstances to lose data when the ratio of the bus clock (HCLK) is slow compared to the prescaled IADC clock (ADC_CLK).
Affected Conditions / Impacts
Data from IADC conversions in these cases can potentially be lost due to FIFO overflow.
Workaround
To prevent data loss when the IADC awakens from EM2 or EM3 and performs conversions that are serviced by the LDMA before re-entering the low-energy state, make sure that: • the rate at which the IADC takes samples in EM2 or EM3 is less than or equal to 125 kHz (samples are taken no faster than every 8 µs), and • the frequency of the HCLK (bus clock) is at least four times the frequency of the IADCCLK.
Resolution
There is currently no resolution for this issue.

2.5 IADC_E306 – Changing Gain During a Scan Sequence Causes an Erroneous IADC Result

Description of Errata
Differences in the ANALOGGAIN setting within multiple IADC_CFGx groups during a scan sequence introduces a transient condition that may result in an inaccurate IADC conversion.
Affected Conditions / Impacts
The result of the IADC scan measurement may not match the expected result for the voltage present on the pin during the conversion.
Workaround
Both 1 and 2 shown below must be implemented. 1. If there is a difference in the ANALOGGAIN setting between IADC_CFGx groups during a scan sequence, the IADC_SCHEDx clock prescaler must also change to an appropriate setting. This forces a warmup state (5 µs delay) in between ANALOGGAIN changes. Note that the same IADC_SCHEDx clock prescaler value may be an appropriate setting for both ANALOGGAIN settings, but to force the warmup delay, the IADC_SCHEDx must have different values. 2. The first and last entry of a scan group should use IADC_CFG0, which is the default configuration of the IADC at the start and end of a scan conversion sequence. If CONFIG1 is used at the start and end of the scan group, erronous IADC results may occur.
Resolution
There is currently no resolution for this issue.

2.6 IADC_E307 – Immediate Conversion When Enabling IADC Configured for PRS Trigger

Description of Errata
When PRSPOS is selected as the single or scan conversion trigger and the PRS input is high, a conversion is immediately triggered on enabling the IADC (writing 1 to IADC_EN_EN). When PRSNEG is selected as the single or scan conversion trigger and the PRS input is low, a conversion is immediately triggered on enabling the IADC.
Affected Conditions / Impacts
A conversion will occur immediately after enabling the IADC in the described configuration.
Workaround
There are multiple workarounds for this issue: 1. When using the PRSPOS trigger configuration, make sure the PRS input is low when enabling the IADC. 2. When using the PRSNEG trigger configuration, make sure the PRS input is high when enabling the IADC. 3. If the IADC is enabled when the PRSPOS trigger is selected and the PRS input is high, throw away the first conversion. 4. If the IADC is enabled when the PRSNEG trigger is selected and the PRS input is low, throw away the first conversion.
Resolution
There is currently no resolution for this issue.

2.7 TIMER_E301 — Continuous Overflow and Underflow Interrupts in Quadrature Counting Mode

Description of Errata
When the TIMER is configured to operate in quadrature decoder mode with the overflow interrupt enabled and the counter value (TIMER_CNT) reaches the top value (TIMER_TOP), the overflow interrupt is requested contiunously even if the interrupt flag (TIMER_IF_OF) is cleared. Similarly, if the underflow interrupt is enabled and the counter value reaches zero, the underflow interrupt is requested contiunously even if the interrupt flag (TIMER_IF_UF) is cleared. Only after the counter value has incremented or decremented so that the overflow or underflow condition no longer applies can the interrupt be cleared.
Affected Conditions / Impacts
Because the counter is clocked by its CC0 and CC1 inputs in quadrature decoder mode and not the prescaled HFPERCLK, overflow and underflow events remain latched as long TIMER_CNT remains at the value that triggered the overflow or underflow condition. Until the counter is no longer in the overflow or underflow condition, it is not possible to clear the associated interrupt flag.
Workaround

Short of disabling the relevant interrupts, the simplest workaround is to manually increment or decrement TIMER_CNT so that the overflow or underflow condition no longer exists. Insert the following or similar code in the interrupt handler for the timer in question (TIMER0 in this case) to do this:
`uint32 intflags = TIMER_IntGet(TIMER0);`
 	
`if (intFlags & TIMER_IEN_OF)`
`  TIMER0->CNT += 1;`
 	
`if (intFlags & TIMER_IEN_UF)`
`  TIMER0->CNT -= 1;`
 	
It may be necessary for firmware to account for this adjustment in calculations that include the counter value.

Resolution
There is currently no resolution for this issue.

2.8 USART_E301 — Possible Data Transmission on Wrong Edge in Synchronous Mode

Description of Errata
The first bit of the new data word is incorrectly transmitted on the leading clock edge of the subsequent data bit and not the trailing clock edge of the current data bit if the USART is configured to operate in synchronous mode with 1. USART_CLKDIV_DIV = 0 (clock = $f_{HFPERCLK}$ ÷ 2), 2. USART_CTRL_CLKPHA = 0, 3. USART_TIMING_CSHOLD = 1 and 4. Data is loaded into the transmit FIFO (say, by the LDMA) at the exact same time as the USART state machine begins to insert the requested one bit time extension of the chip select hold time (USART_TIMING_CSHOLD = 1).
Affected Conditions / Impacts
Reception of each data bit by the secondary is tied to a specific clock edge. Therefore, the late transmission by the main of the first bit of a word may cause the secondary to receive the incorrect data, especially if the data setup time for the secondary approaches or exceeds one half the shift clock period.
Workaround
Because there is no way to specifically time a write to the transmit FIFO such that it does not occur when the USART state machine changes state, use one of the following workarounds to avoid the risk for data corruption described above: • Set USART_CLK_DIV > 0. • Use USART_TIMING_CSHOLD = 0 or USART_TIMING_CSHOLD > 1. • Use USART_CTRL_CLKPHA = 1. This option is particularly useful with SPI flash memories as many support operation in both the CLKPOL = CLKPHA = 0 and CLKPOL = CLKPHA = 1 modes.
Resolution
There is currently no resolution for this issue.

2.9 USART_E302 — Additional SCLK Pulses Can Be Generated in USART Synchronous Mode

Description of Errata
When inter-character spacing is enabled (USART_TIMING_ICS > 0) and USART_CTRL_CLKPHA = 1 in synchronous main mode, an extra clock pulse is generated after each frame transmitted except the last (that frame which when sent results in both the transmit FIFO and transmit shift register being empty).
Affected Conditions / Impacts
The extra clock pulse generated at the end of the first frame would cause a secondary device to clock in the first bit of the next frame it expects to receive even though the USART is not yet driving that data. The secondary would lose synchronization with the main and erroneously receive all frames after the first.
Workaround
Do not enable inter-character spacing when CLKPHA = 1. If a delay between frames is necessary, insert one manually with a software delay loop. Data cannot be transmitted using DMA in this case.
Resolution
There is currently no resolution for this issue.

2.10 USART_E304 — PRS Transmit Unavailable in Synchronous Secondary Mode

Description of Errata
When the USART is configured for synchronous secondary operation, the transmit output (MISO) is not driven if the signal is routed to a pin using the PRS producer (e.g., SOURCESEL = 0x20 and SIGSEL = 0x4 for USART0).
Affected Conditions / Impacts
Systems cannot operate the USART in synchronous secondary mode if the PRS is used to route the transmit output to the RX (MISO) pin. Operation is not affected in main mode when the transmit output is routed to the TX (MOSI) pin using the PRS producer nor is operation affected in any mode when the GPIO_USARTn_RXROUTE and GPIO_USARTn_TXROUTE registers are used.
Workaround
There is currently no workaround for this issue.
Resolution
There is currently no resolution for this issue.

2.11 WDOG_E301 – Clear Command is Lost Upon EM2 Entry

Description of Errata
If the device enters EM2, while the clear command is still being synchronized, the watchdog counter may not be cleared as expected.
Affected Conditions / Impacts
If the watchdog counter is not cleared as expected, the device can encounter a watchdog reset.
Workaround
Wait for WDOG_SYNCBUSY_CMD to clear before entering EM2. Note that WDOG can be clocked from one of the low-frequency clock sources and will require additional time to enter EM2 when implementing this workaround.
Resolution
There is currently no resolution for this issue.

3. Revision History

Revision 0.4

May, 2024

- Updated to module revision 3.
- Added IADC_E307..

Revision 0.3

November, 2022

- Updated errata description and workaround for HFXO_E301.
- Added USART_E304.
- Added IADC_E306.

Revision 0.2

September, 2021

- Added I2C_E303, USART_E301, USART_E302 and WDOG_E301.
- Removed RADIO_E301.

Revision 0.1

September, 2019

- Initial release.

Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!

IoT Portfolio
www.silabs.com/IoT

SW/HW
www.silabs.com/simplicity

Quality
www.silabs.com/quality

Support & Community
www.silabs.com/community

SILICON LABS

Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701
USA

www.silabs.com