

# Wireless Gecko Multi-Protocol Lighting Module MGM210L Errata



This document contains information on the MGM210L errata. The latest available revision of this device is revision 3.

Errata that have been resolved remain documented and can be referenced for previous revisions of this device.

Errata effective date: May, 2024.

# 1. Errata Summary

The table below lists all known errata for the MGM210L and all unresolved errata of the MGM210L.

Table 1.1. Errata Overview

Designator	Designator Title/Problem		Workaround Exists on Revision:	
		Exists	2	3
GPIO_E302	Increased Leakage Current When EM4WU Pins Are Enabled and the Pin State Is High	Yes	Х	Х
HFXO_E301	HFXO DISONDEMAND and FORCEEN Can Cause Device to Hang	Yes	Х	Х
I2C_E303	I2C Fails to Indicate New Incoming Data	Yes	Х	Х
IADC_E304	Possible Data Loss in EM2/EM3	Yes	Х	Х
IADC_E306	Changing Gain During a Scan Sequence Causes an Erroneous IADC Result	Yes	Х	Х
IADC_E307	Immediate Conversion When Enabling IADC Configured for PRS Trigger	Yes	Х	Х
TIMER_E301	Continuous Overflow and Underflow Interrupts in Quadrature Counting Mode	Yes	Х	Х
USART_E301	Possible Data Transmission on Wrong Edge in Synchronous Mode	Yes	Х	Х
USART_E302	Additional SCLK Pulses Can Be Generated in USART Synchronous Mode	Yes	Х	Х
USART_E304	PRS Transmit Unavailable in Synchronous Secondary Mode	No	Х	х
WDOG_E301	Clear Command is Lost Upon EM2 Entry	Yes	Х	Х

# 2. Current Errata Descriptions

# 2.1 GPIO\_E302 - Increased Leakage Current When EM4WU Pins Are Enabled and the Pin State Is High

# Description of Errata

When any of the EM4WU pins are used with the input path enabled and the pin state is high, an extra leakage current of approximately 15 μA per pin will be observed in EM0, EM1, EM2, and EM3.

# Affected Conditions / Impacts

EM0, EM1, EM2, and EM3 current will be higher by approximately 15 μA per pin when any of the EM4WU pins are used with the input path enabled and the pin state is high.

### Workaround

There are two workarounds for this issue:

- 1. If the input path on the pad is not required, disable the input path on that pad by setting the DINDIS or DINDISALT bits in the GPIO\_PORTx\_CTRL register. Thus, an EM4WU pin can still be used to drive an output without incurring the extra current leakage when the pin is configured as an output and DINDIS or DINDISALT is set.
- 2. If an input path is required (i.e., MODEn is any value other than DISABLED and DINDIS = 0 or DINDISALT = 0), assign it to a pin which does not have EM4 wakeup capability.

Refer to the device data sheet to determine which pins have or do not have EM4 wake-up functionality.

### Resolution

There is currently no resolution for this issue.

# 2.2 HFXO\_E301 — HFXO DISONDEMAND and FORCEEN Can Cause Device to Hang

### Description of Errata

With HFXO enabled, when DISONDEMAND is toggled from 0 to 1 followed by a system reset request, a handshake between the EMU and CMU hangs, preventing the system reset from being asserted.

# Affected Conditions / Impacts

The device will hang waiting for the EMU/CMU handshake to complete, requiring a pin reset to recover.

### Workaround

When the HFXO is enabled, do not toggle DISONDEMAND from 0 to 1.

### Resolution

# 2.3 I2C\_E303 - I<sup>2</sup>C Fails to Indicate New Incoming Data

# Description of Errata

A race condition exists in which the  $I^2C$  fails to indicate reception of new data when both user software attempts to read data from and the  $I^2C$  hardware attempts to write data to the  $I^2C$  RXFIFO in the same cycle.

# Affected Conditions / Impacts

When this race condition occurs, the RXFIFO enters an invalid state in which both I2C\_STATUS\_RXDATAV = 0 and I2C\_STA-TUS\_RXFULL = 1. This causes the I<sup>2</sup>C to discard new incoming data bytes because RXFULL = 1 and would otherwise prevent user software from reading last byte written by the I<sup>2</sup>C hardware to RXFIFO because RXDATAV = 0.

### Workaround

User software can recognize and clear this invalid RXDATAV = 0 and RXFULL = 1 condition by performing a dummy read of the RXFIFO (I2C\_RXDATA). This restores the expected RXDATAV = 1 and RXFULL = 0 condition. The dummy read also sets the RXU-FIF flag bit, which should be ignored and cleared. The data from this read can be discarded, and user software can now read the last byte written by the I<sup>2</sup>C hardware to the RXFIFO (the byte which caused the invalid RXDATAV = 0 and RXFULL = 1 condition).

No data will be lost as long as user software completes this recovery procedure (performing the dummy read and then reading the remaining valid byte in the RXFIFO) before the I<sup>2</sup>C hardware receives the next incoming data byte.

### Resolution

There is currently no resolution for this issue.

# 2.4 IADC\_E304 - Possible Data Loss in EM2/EM3

### Description of Errata

When the IADC wakes from EM2 or EM3 and generates conversion results that the LDMA transfers to RAM, it is possible under very rare circumstances to lose data when the ratio of the bus clock (HCLK) is slow compared to the prescaled IADC clock (ADC\_CLK).

### Affected Conditions / Impacts

Data from IADC conversions in these cases can potentially be lost due to FIFO overflow.

### Workaround

To prevent data loss when the IADC awakens from EM2 or EM3 and performs conversions that are serviced by the LDMA before reentering the low-energy state, make sure that:

- the rate at which the IADC takes samples in EM2 or EM3 is less than or equal to 125 kHz (samples are taken no faster than every 8 μs), and
- the frequency of the HCLK (bus clock) is at least four times the frequency of the IADCCLK.

## Resolution

## 2.5 IADC\_E306 - Changing Gain During a Scan Sequence Causes an Erroneous IADC Result

### Description of Errata

Differences in the ANALOGGAIN setting within multiple IADC\_CFGx groups during a scan sequence introduces a transient condition that may result in an inaccurate IADC conversion.

### Affected Conditions / Impacts

The result of the IADC scan measurement may not match the expected result for the voltage present on the pin during the conversion.

### Workaround

Both 1 and 2 shown below must be implemented.

- 1. If there is a difference in the ANALOGGAIN setting between IADC\_CFGx groups during a scan sequence, the IADC\_SCHEDx clock prescaler must also change to an appropriate setting. This forces a warmup state (5 µs delay) in between ANALOGGAIN changes. Note that the same IADC\_SCHEDx clock prescaler value may be an appropriate setting for both ANALOGGAIN settings, but to force the warmup delay, the IADC\_SCHEDx must have different values.
- 2. The first and last entry of a scan group should use IADC\_CFG0, which is the default configuration of the IADC at the start and end of a scan conversion sequence. If CONFIG1 is used at the start and end of the scan group, erronous IADC results may occur.

### Resolution

There is currently no resolution for this issue.

### 2.6 IADC E307 - Immediate Conversion When Enabling IADC Configured for PRS Trigger

### Description of Errata

When PRSPOS is selected as the single or scan conversion trigger and the PRS input is high, a conversion is immediately triggered on enabling the IADC (writing 1 to IADC\_EN\_EN). When PRSNEG is selected as the single or scan conversion trigger and the PRS input is low, a conversion is immediately triggered on enabling the IADC.

## Affected Conditions / Impacts

A conversion will occur immediately after enabling the IADC in the described configuration.

# Workaround

There are multiple workarounds for this issue:

- 1. When using the PRSPOS trigger configuration, make sure the PRS input is low when enabling the IADC.
- 2. When using the PRSNEG trigger configuration, make sure the PRS input is high when enabling the IADC.
- 3. If the IADC is enabled when the PRSPOS trigger is selected and the PRS input is high, throw away the first conversion.
- 4. If the IADC is enabled when the PRSNEG trigger is selected and the PRS input is low, throw away the first conversion.

### Resolution

## 2.7 TIMER\_E301 — Continuous Overflow and Underflow Interrupts in Quadrature Counting Mode

### Description of Errata

When the TIMER is configured to operate in quadrature decoder mode with the overflow interrupt enabled and the counter value (TIM-ER\_CNT) reaches the top value (TIMER\_TOP), the overflow interrupt is requested contiunously even if the interrupt flag (TIM-ER\_IF\_OF) is cleared. Similarly, if the underflow interrupt is enabled and the counter value reaches zero, the underflow interrupt is requested contiunously even if the interrupt flag (TIMER\_IF\_UF) is cleared. Only after the counter value has incremented or decremented so that the overflow or underflow condition no longer applies can the interrupt be cleared.

# Affected Conditions / Impacts

Because the counter is clocked by its CC0 and CC1 inputs in quadrature decoder mode and not the prescaled HFPERCLK, overflow and underflow events remain latched as long TIMER\_CNT remains at the value that triggered the overflow or underflow condition. Until the counter is no longer in the overflow or underflow condition, it is not possible to clear the associated interrupt flag.

### Workaround

Short of disabling the relevant interrupts, the simplest workaround is to manually increment or decrement TIMER\_CNT so that the overflow or underflow condition no longer exists. Insert the following or similar code in the interrupt handler for the timer in question (TIMER0 in this case) to do this:

```
uint32 intflags = TIMER_IntGet(TIMER0);

if (intFlags & TIMER_IEN_OF)
   TIMER0->CNT += 1;

if (intFlags & TIMER_IEN_UF)
   TIMER0->CNT -= 1;
```

It may be necessary for firmware to account for this adjustment in calculations that include the counter value.

### Resolution

## 2.8 USART\_E301 — Possible Data Transmission on Wrong Edge in Synchronous Mode

### Description of Errata

The first bit of the new data word is incorrectly transmitted on the leading clock edge of the subsequent data bit and not the trailing clock edge of the current data bit if the USART is configured to operate in synchronous mode with

- 1. USART\_CLKDIV\_DIV = 0 (clock = fHFPERCLK ÷ 2),
- 2. USART CTRL CLKPHA = 0,
- 3. USART TIMING CSHOLD = 1 and
- 4. Data is loaded into the transmit FIFO (say, by the LDMA) at the exact same time as the USART state machine begins to insert the requested one bit time extension of the chip select hold time (USART\_TIMING\_CSHOLD = 1).

## Affected Conditions / Impacts

Reception of each data bit by the secondary is tied to a specific clock edge. Therefore, the late transmission by the main of the first bit of a word may cause the secondary to receive the incorrect data, especially if the data setup time for the secondary approaches or exceeds one half the shift clock period.

### Workaround

Because there is no way to specifically time a write to the transmit FIFO such that it does not occur when the USART state machine changes state, use one of the following workarounds to avoid the risk for data corruption described above:

- Set USART CLK DIV > 0.
- Use USART\_TIMING\_CSHOLD = 0 or USART\_TIMING\_CSHOLD > 1.
- Use USART\_CTRL\_CLKPHA = 1. This option is particularly useful with SPI flash memories as many support operation in both the CLKPOL = CLKPHA = 0 and CLKPOL = CLKPHA = 1 modes.

### Resolution

There is currently no resolution for this issue.

### 2.9 USART\_E302 — Additional SCLK Pulses Can Be Generated in USART Synchronous Mode

# Description of Errata

When inter-character spacing is enabled (USART\_TIMING\_ICS > 0) and USART\_CTRL\_CLKPHA = 1 in synchronous main mode, an extra clock pulse is generated after each frame transmitted except the last (that frame which when sent results in both the transmit FIFO and transmit shift register being empty).

### Affected Conditions / Impacts

The extra clock pulse generated at the end of the first frame would cause a secondary device to clock in the first bit of the next frame it expects to receive even though the USART is not yet driving that data. The secondary would lose synchronization with the main and erroneously receive all frames after the first.

### Workaround

Do not enable inter-character spacing when CLKPHA = 1. If a delay between frames is necessary, insert one manually with a software delay loop. Data cannot be transmitted using DMA in this case.

# Resolution

## 2.10 USART\_E304 — PRS Transmit Unavailable in Synchronous Secondary Mode

### Description of Errata

When the USART is configured for synchronous secondary operation, the transmit output (MISO) is not driven if the signal is routed to a pin using the PRS producer (e.g., SOURCESEL = 0x20 and SIGSEL = 0x4 for USART0).

### Affected Conditions / Impacts

Systems cannot operate the USART in synchronous secondary mode if the PRS is used to route the transmit output to the RX (MISO) pin. Operation is not affected in main mode when the transmit output is routed to the TX (MOSI) pin using the PRS producer nor is operation affected in any mode when the GPIO\_USARTn\_RXROUTE and GPIO\_USARTn\_TXROUTE registers are used.

### Workaround

There is currently no workaround for this issue.

### Resolution

There is currently no resolution for this issue.

# 2.11 WDOG\_E301 - Clear Command is Lost Upon EM2 Entry

# Description of Errata

If the device enters EM2, while the clear command is still being synchronized, the watchdog counter may not be cleared as expected.

### Affected Conditions / Impacts

If the watchdog counter is not cleared as expected, the device can encounter a watchdog reset.

### Workaround

Wait for WDOG\_SYNCBUSY\_CMD to clear before entering EM2.

Note that WDOG can be clocked from one of the low-frequency clock sources and will require additional time to enter EM2 when implementing this workaround.

### Resolution

# 3. Revision History

# Revision 0.4

May, 2024

- · Updated to module revision 3.
- Added IADC\_E307..

# Revision 0.3

November, 2022

- Updated errata description and workaround for HFXO\_E301.
- Added USART\_E304.
- Added IADC\_E306.

# Revision 0.2


September, 2021

- Added I2C\_E303, USART\_E301, USART\_E302 and WDOG\_E301.
- Removed RADIO\_E301.

# Revision 0.1

September, 2019

· Initial release.





**IoT Portfolio** www.silabs.com/IoT



**SW/HW** www.silabs.com/simplicity



**Quality** www.silabs.com/quality



**Support & Community** www.silabs.com/community

### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such unauthorized applications. Note: This content may contain offensive terminology that is now obsolete. Silicon Labs is replacing these term

# Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, Silabs® and the Silicon Labs logo®, Bluegiga Logo®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Redpine Signals®, WiSeConnect, n-Link, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, Gecko OS, Gecko OS, Studio, Precision32®, Simplicity Studio®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA