

# Wireless Gecko Multi-Protocol Module MGM220P Errata



This document contains information on the MGM220P errata. The latest available revision of this device is revision 2.

Errata that have been resolved remain documented and can be referenced for previous revisions of this device.

Errata effective date: December, 2022.

# 1. Errata Summary

The table below lists all known errata for the MGM220P and all unresolved errata of the MGM220P.

Table 1.1. Errata Overview

Designator	Designator Title/Problem		Workaround Exists on Revision:	
		Exists	1	2
CUR_E302	Extra EM1 Current if FPU is Disabled	Yes	Х	Х
DCDC_E302	DCDC Interrupts Block EM2/3 Entry or Cause Unexpected Wake- up	Yes	Х	Х
EMU_E303	Watchdog Reset Hangs System Entering EM2 or EM3	Yes	Х	Х
EUART_E301	EUART Receiver Enters Lockup State when Using Low Frequency IrDA Mode	Yes	Х	Х
EUART_E302	Incorrect Stop Bits Lock Receiver	Yes	х	Х
I2C_E303	I2C Fails to Indicate New Incoming Data	Yes	Х	Х
IADC_E306	Changing Gain During a Scan Sequence Causes an Erroneous IADC Result	Yes	Х	Х
TIMER_E301	Continuous Overflow and Underflow Interrupts in Quadrature Counting Mode	Yes	Х	Х
USART_E301	Possible Data Transmission on Wrong Edge in Synchronous Mode	Yes	Х	Х
USART_E302	Additional SCLK Pulses Can Be Generated in USART Synchronous Mode	Yes	Х	Х
USART_E304	PRS Transmit Unavailable in Synchronous Secondary Mode	No	х	Х

## 2. Current Errata Descriptions

#### 2.1 CUR\_E302 - Extra EM1 Current if FPU is Disabled

## Description of Errata

When the Floating Point Unit (FPU) is disabled, the on-demand Fast Startup RC Oscillator (FSRCO) remains on after an energy mode transition from EM0 to EM1 is complete. This leads to higher current consumption in EM1.

## Affected Conditions / Impacts

The enabled FSRCO increases EM1 current consumption by approximately 500 µA.

#### Workaround

Always enable the FPU at the beginning of code execution via the Coprocessor Access Control Register (CPACR) in the System Control Block (SCB) as shown below:

SCB->CPACR |= ((3 << 20) | (3 << 22));

#### Resolution

There is currently no resolution for this issue.

#### 2.2 DCDC\_E302 - DCDC Interrupts Block EM2/3 Entry or Cause Unexpected Wake-up

## Description of Errata

Regardless of the setting of the DCDC Interrupt Enable (DCDC\_IEN) register, if the DCDC interrupt is enabled in the NVIC, the BYPSW, WARM, RUNNING, or TMAX interrupt requests can wake the device from EM2/3 or prevent it from entering EM2/3.

## Affected Conditions / Impacts

The errata is limited to the BYPSW, WARM, RUNNING, or TMAX requests as reflected in the DCDC Interrupt Flag (DCDC\_IF) register, which also function as wake-up sources from EM2/3.

When the NVIC DCDC interrupt is enabled:

- If the corresponding DCDC\_IEN bit for one of these interrupt requests is 1 and that condition occurs, then an interrupt will occur, and the CPU will branch to the DCDC IRQ handler.
- If the corresponding DCDC\_IEN bit for one of these interrupt requests is 0 and that condition occurs, then an interrupt will not
  occur.
- If any one of these four interrupt conditions occurs, regardless of the setting of its corresponding DCDC\_IEN bit, the device will
  wake from EM2/3 and/or be prevented from entering EM2/3. If the corresponding IEN is 0, an interrupt will not occur even though
  the EM2/3 wakeup event has occurred.

#### Workaround

To prevent unwanted wake-up from or blocked entry into EM2/3, disable the DCDC interrupt using NVIC\_DisableIRQ(DCDC\_IRQn) before entering EM2/3 and re-enable the DCDC interrupt using NVIC EnableIRQ(DCDC IRQn) after EM2/3 wake-up.

## Resolution

## 2.3 EMU\_E303 - Watchdog Reset Hangs System Entering EM2 or EM3

## Description of Errata

The chip can hang and require a hard reset (pin or power-on) to recover if:

- 1. The system is operating with VSCALE1 core voltage scaling (software has previously written a 1 to the EMU\_CMD\_EM01VSCALE1 bit),
- 2. The system is in the process or entering EM2 or EM3 (software has just executed the WFE or WFI instruction with the SLEEP-DEEP bit in the System Control Register set), and
- 3. A Watchdog timeout reset is triggered.

## Affected Conditions / Impacts

Systems operating with core voltage scaling can hang if a Watchdog reset occurs immediately upon EM2 or EM3 entry.

#### Workaround

Systems that keep the Watchdog enabled in low energy modes should, as a matter of good programming practice, service the Watchdog before entering EM2 or EM3. Calling the emlib wdogn\_Feed() function followed by the wdogn\_SyncWait() function (to ensure that the servicing write to the Wdog\_CMD register completes execution) immediately before entering EM2 or EM3 will prevent a Watchdog reset that could possibly hang the system under the specified circumstances.

#### Resolution

## 2.4 EUART\_E301 — EUART Receiver Enters Lockup State when Using Low Frequency IrDA Mode

## Description of Errata

When low frequency IrDA mode is enabled (EUSART\_IRLFCFG\_IRLFEN = 1), the receiver can block incoming traffic if it receives either a...

- 0 if EUSART\_CFG0\_RXINV = 0 or
- 1 if EUSART\_CFG0\_RXINV = 1

## ...before...

- the EUART module is enabled (EUSART\_EN\_EN =1),
- the receiver is enabled (EUSART\_CMD\_RXEN =1), and
- the write to enable the receiver (RXEN = 1) has been synchronized (EUSART\_SYNCBUSY\_RXEN = 0).

## Affected Conditions / Impacts

Incoming traffic will be blocked at the EUART receiver and subsequent interrupts and status flags will not be set correctly.

#### Workaround

To avoid entering the lockup state, use one of the workarounds mentioned below:

• When the receiver (RX) input is routed through the PRS:

Force the input to the IrDA demodulator to high by using the PRS before enabling EUART. Keep it this way until the receiver has been enabled and EUSART\_CMD\_RXEN bit is synchronized. See the following code sequence for an example of how to do this:

Note: EUSART\_CTRL\_RXINV = 1 in this workaround because the receiver input must be inverted for proper IrDA RZI operation.

When the receiver (RX) input is not routed through the PRS:
 Force the input to the IrDA demodulator to high by using a GPIO pin other than the current EUART RX pin before enabling the EUART. Keep it this way until the receiver has been enabled and EUSART\_CMD\_RXEN bit is synchronized. See the following code sequence for an example of how to do this:

```
// Configure alternate GPIO (PA00) used for workaround to output 0
GPIO PinModeSet(gpioPortA, 0, gpioModePushPull, 0);
// Route EUARTO Rx to the alternate GPIO (PA00)
GPIO->EUARTROUTE[0].RXROUTE = (gpioPortA << GPIO EUART RXROUTE PORT SHIFT) | (0 <<
GPIO EUART RXROUTE PIN SHIFT);
// Enable EUARTO to configure Rx
EUART0->EN_SET = EUSART_EN_EN;
// Enable Rx
EUART0->CMD = EUSART_CMD_RXEN;
// Wait until Rx enable is synchronized
while ((EUARTO->SYNCBUSY & EUSART_SYNCBUSY_RXEN) != 0U) {}
// Route EUART Rx to EUART_RX GPIO(EUSRT_RX_PORT & EUART_RX_PIN)
GPIO->EUARTROUTE[0].RXROUTE = (EUART_RX_PORT << _GPIO_EUART_RXROUTE_PORT_SHIFT) | (EUART_RX_PIN <<
GPIO EUART RXROUTE PIN SHIFT);
// Disable alternate GPIO (PA00) used for workaround
GPIO_PinModeSet(gpioPortA, 0, gpioModeDisabled, 0);
```

**Note:** EUSART\_CTRL\_RXINV = 1 in this workaround because the receiver input must be inverted for proper IrDA RZI operation.

To exit the lockup state, disable the EUART and force the input to the IrDA demodulator to 1 before re-enabling the EUART by using steps mentioned above.

## Resolution

## 2.5 EUART\_E302 — Incorrect Stop Bits Lock Receiver

## Description of Errata

When low frequency IrDA mode is enabled (EUSART\_IRLFCFG\_IRLFEN = 1), the receiver can block incoming traffic if it receives either a...

- 0 if EUSART\_CFG0\_RXINV = 0 or
- 1 if EUSART\_CFG0\_RXINV = 1
- ...when it is expecting a stop bit.

## Affected Conditions / Impacts

Incoming traffic will be blocked at the EUART receiver. Subsequent interrupts and status flags will not be set correctly.

## Workaround

To avoid receiver lock-up in the application firmware caused by formatting errors in the received data, change the receiver GPIO pin routing to force the input to the IrDA demodulator to 1 for the anticipated period of time during which such data can be received.

To exit the lockup state, disable the EUART and force the input to the IrDA demodulator to 1 before re-enabling the EUART by using one of the workarounds mentioned below:

• When the receiver (RX) input is routed through the PRS:

Force the input to the IrDA demodulator to high by using the PRS before enabling EUART. Keep it this way until the receiver has been enabled and EUSART\_CMD\_RXEN bit is synchronized. See the following code sequence for an example of how to do this:

Note: EUSART\_CTRL\_RXINV = 1 in this workaround because the receiver input must be inverted for proper IrDA RZI operation.

When the receiver (RX) input is not routed through the PRS:
 Force the input to the IrDA demodulator to high by using a GPIO pin other than the current EUART RX pin before enabling the EUART. Keep it this way until the receiver has been enabled and EUSART\_CMD\_RXEN bit is synchronized. See the following code sequence for an example of how to do this:

```
// Configure alternate GPIO (PA00) used for workaround to output 0
GPIO PinModeSet (gpioPortA, 0, gpioModePushPull, 0);
// Route EUARTO Rx to the alternate GPIO (PA00)
GPIO->EUARTROUTE[0].RXROUTE = (gpioPortA << GPIO EUART RXROUTE PORT SHIFT) | (0 <<
GPIO EUART RXROUTE PIN SHIFT);
// Enable EUARTO to configure Rx
EUARTO->EN SET = EUSART EN EN;
// Enable Rx
EUARTO->CMD = EUSART_CMD_RXEN;
// Wait until Rx enable is synchronized
while ((EUARTO->SYNCBUSY & EUSART_SYNCBUSY_RXEN) != OU) {}
// Route EUART Rx to EUART RX GPIO(EUSRT RX PORT & EUART RX PIN)
GPIO->EUARTROUTE[0].RXROUTE = (EUART_RX_PORT << _GPIO_EUART_RXROUTE_PORT_SHIFT) | (EUART_RX_PIN <<
_GPIO_EUART_RXROUTE_PIN_SHIFT);
// Disable alternate GPIO (PA00) used for workaround
GPIO_PinModeSet(gpioPortA, 0, gpioModeDisabled, 0);
```

Note: EUSART CTRL RXINV = 1 in this workaround because the receiver input must be inverted for proper IrDA RZI operation.

## Resolution

## 2.6 I2C\_E303 - I<sup>2</sup>C Fails to Indicate New Incoming Data

## Description of Errata

A race condition exists in which the  $I^2C$  fails to indicate reception of new data when both user software attempts to read data from and the  $I^2C$  hardware attempts to write data to the  $I^2C$  in the same cycle.

## Affected Conditions / Impacts

When this race condition occurs, the RXFIFO enters an invalid state in which both I2C\_STATUS\_RXDATAV = 0 and I2C\_STA-TUS\_RXFULL = 1. This causes the I<sup>2</sup>C to discard new incoming data bytes because RXFULL = 1 and would otherwise prevent user software from reading last byte written by the I<sup>2</sup>C hardware to RXFIFO because RXDATAV = 0.

#### Workaround

User software can recognize and clear this invalid RXDATAV = 0 and RXFULL = 1 condition by performing a dummy read of the RXFIFO (I2C\_RXDATA). This restores the expected RXDATAV = 1 and RXFULL = 0 condition. The dummy read also sets the RXU-FIF flag bit, which should be ignored and cleared. The data from this read can be discarded, and user software can now read the last byte written by the I<sup>2</sup>C hardware to the RXFIFO (the byte which caused the invalid RXDATAV = 0 and RXFULL = 1 condition).

No data will be lost as long as user software completes this recovery procedure (performing the dummy read and then reading the remaining valid byte in the RXFIFO) before the I<sup>2</sup>C hardware receives the next incoming data byte.

#### Resolution

There is currently no resolution for this issue.

## 2.7 IADC\_E306 - Changing Gain During a Scan Sequence Causes an Erroneous IADC Result

#### Description of Errata

Differences in the ANALOGGAIN setting within multiple IADC\_CFGx groups during a scan sequence introduces a transient condition that may result in an inaccurate IADC conversion.

#### Affected Conditions / Impacts

The result of the IADC scan measurement may not match the expected result for the voltage present on the pin during the conversion.

#### Workaround

Both 1 and 2 shown below must be implemented.

- 1. If there is a difference in the ANALOGGAIN setting between IADC\_CFGx groups during a scan sequence, the IADC\_SCHEDx clock prescaler must also change to an appropriate setting. This forces a warmup state (5 µs delay) in between ANALOGGAIN changes. Note that the same IADC\_SCHEDx clock prescaler value may be an appropriate setting for both ANALOGGAIN settings, but to force the warmup delay, the IADC\_SCHEDx must have different values.
- 2. The first and last entry of a scan group should use IADC\_CFG0, which is the default configuration of the IADC at the start and end of a scan conversion sequence. If CONFIG1 is used at the start and end of the scan group, erronous IADC results may occur.

#### Resolution

## 2.8 TIMER\_E301 — Continuous Overflow and Underflow Interrupts in Quadrature Counting Mode

## Description of Errata

When the TIMER is configured to operate in quadrature decoder mode with the overflow interrupt enabled and the counter value (TIM-ER\_CNT) reaches the top value (TIMER\_TOP), the overflow interrupt is requested contiunously even if the interrupt flag (TIM-ER\_IF\_OF) is cleared. Similarly, if the underflow interrupt is enabled and the counter value reaches zero, the underflow interrupt is requested contiunously even if the interrupt flag (TIMER\_IF\_UF) is cleared. Only after the counter value has incremented or decremented so that the overflow or underflow condition no longer applies can the interrupt be cleared.

## Affected Conditions / Impacts

Because the counter is clocked by its CC0 and CC1 inputs in quadrature decoder mode and not the prescaled HFPERCLK, overflow and underflow events remain latched as long TIMER\_CNT remains at the value that triggered the overflow or underflow condition. Until the counter is no longer in the overflow or underflow condition, it is not possible to clear the associated interrupt flag.

## Workaround

Short of disabling the relevant interrupts, the simplest workaround is to manually increment or decrement TIMER\_CNT so that the overflow or underflow condition no longer exists. Insert the following or similar code in the interrupt handler for the timer in question (TIMER0 in this case) to do this:

```
uint32 intflags = TIMER_IntGet(TIMER0);

if (intFlags & TIMER_IEN_OF)
   TIMER0->CNT += 1;

if (intFlags & TIMER_IEN_UF)
   TIMER0->CNT -= 1;
```

It may be necessary for firmware to account for this adjustment in calculations that include the counter value.

#### Resolution

## 2.9 USART\_E301 — Possible Data Transmission on Wrong Edge in Synchronous Mode

#### Description of Errata

The first bit of the new data word is incorrectly transmitted on the leading clock edge of the subsequent data bit and not the trailing clock edge of the current data bit if the USART is configured to operate in synchronous mode with

- 1. USART\_CLKDIV\_DIV = 0 (clock = fHFPERCLK ÷ 2),
- 2. USART CTRL CLKPHA = 0,
- 3. USART TIMING CSHOLD = 1 and
- 4. Data is loaded into the transmit FIFO (say, by the LDMA) at the exact same time as the USART state machine begins to insert the requested one bit time extension of the chip select hold time (USART\_TIMING\_CSHOLD = 1).

## Affected Conditions / Impacts

Reception of each data bit by the secondary is tied to a specific clock edge. Therefore, the late transmission by the main of the first bit of a word may cause the secondary to receive the incorrect data, especially if the data setup time for the secondary approaches or exceeds one half the shift clock period.

#### Workaround

Because there is no way to specifically time a write to the transmit FIFO such that it does not occur when the USART state machine changes state, use one of the following workarounds to avoid the risk for data corruption described above:

- Set USART CLK DIV > 0.
- Use USART\_TIMING\_CSHOLD = 0 or USART\_TIMING\_CSHOLD > 1.
- Use USART\_CTRL\_CLKPHA = 1. This option is particularly useful with SPI flash memories as many support operation in both the CLKPOL = CLKPHA = 0 and CLKPOL = CLKPHA = 1 modes.

#### Resolution

There is currently no resolution for this issue.

## 2.10 USART E302 — Additional SCLK Pulses Can Be Generated in USART Synchronous Mode

## Description of Errata

When inter-character spacing is enabled (USART\_TIMING\_ICS > 0) and USART\_CTRL\_CLKPHA = 1 in synchronous main mode, an extra clock pulse is generated after each frame transmitted except the last (that frame which when sent results in both the transmit FIFO and transmit shift register being empty).

#### Affected Conditions / Impacts

The extra clock pulse generated at the end of the first frame would cause a secondary device to clock in the first bit of the next frame it expects to receive even though the USART is not yet driving that data. The secondary would lose synchronization with the main and erroneously receive all frames after the first.

#### Workaround

Do not enable inter-character spacing when CLKPHA = 1. If a delay between frames is necessary, insert one manually with a software delay loop. Data cannot be transmitted using DMA in this case.

## Resolution

## 2.11 USART\_E304 — PRS Transmit Unavailable in Synchronous Secondary Mode

## Description of Errata

When the USART is configured for synchronous secondary operation, the transmit output (MISO) is not driven if the signal is routed to a pin using the PRS producer (e.g., SOURCESEL = 0x20 and SIGSEL = 0x4 for USART0).

## Affected Conditions / Impacts

Systems cannot operate the USART in synchronous secondary mode if the PRS is used to route the transmit output to the RX (MISO) pin. Operation is not affected in main mode when the transmit output is routed to the TX (MOSI) pin using the PRS producer nor is operation affected in any mode when the GPIO\_USARTn\_RXROUTE and GPIO\_USARTn\_TXROUTE registers are used.

## Workaround

There is currently no workaround for this issue.

#### Resolution

## 3. Revision History

## Revision 0.2


December, 2022

- Updated the workaround in I2C\_E303.
- Added CUR\_E302, DCDC\_E302, EUART\_E301, EUART\_E302 and IADC\_E306.
- Replaced select terms with inclusive lexicon.

## Revision 0.1

September, 2020

· Initial release.





IoT Portfolio
www.silabs.com/IoT



**SW/HW** www.silabs.com/simplicity



**Quality** www.silabs.com/quality



**Support & Community** www.silabs.com/community

#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such unauthorized applications. Note: This content may contain offensive terminology that is now obsolete. Silicon Labs is replacing these term

#### miorination, visit www.shabs.com/about as/melasive-lexi

## **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Redpine Signals®, WiSeConnect, n-Link, ThreadArch®, EZLink®, EZRadio®, EZRadio®, Cecko®, Gecko®, Gecko OS, Gecko OS Studio, Precision32®, Simplicity Studio®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA