


TABLE OF CONTENTS:


Page 1 Table of Contents and Revision History  
Page 2 RF Section  
Page 3 Power Section  
Page 4 Pin Assignment and QSPI PSRAM  
Page 5 Radio Connectors and Board ID

REVISION HISTORY:

A01	Initial Release
A02	Level shifter (U202) DIR pin connections corrected Load cap values Y2 updated to 12pF


 <b>SILICON LABS</b>		Board name <b>SiWG917 Wi-Fi and BLE SoC Radio Board Int.Flash, Ext.PSRAM &amp; Int.RF Switch</b>	
Designed MSV	Approved RGU	Page Title Table of Contents and Revision History	
Size A3	Sheet Modified Date 11/30/2023	Board number BRD4342A	Revision A02--
COPYRIGHT SILICON LABORATORIES INC. 2023 CONFIDENTIAL - SUBJECT TO TERMS OF USE			Sheet 1 of 5

# SiWG917 RF Frontend (Internal RF Switch + BPF)



Antenna fed from left side  
Pin 1 is used as FEED


## EMI Shield




		Board name	
		<b>SiWG917 Wi-Fi and BLE SoC Radio Board Int.Flash, Ext.PSRAM &amp; Int.RF Switch</b>	
Designed MSV	Approved RGU	Page Title RF Section	
Size A3	Sheet Modified Date 11/30/2023	Board number BRD4342A	Revision A02--
COPYRIGHT SILICON LABORATORIES INC. 2023 CONFIDENTIAL - SUBJECT TO TERMS OF USE			Sheet 2 of 5





### IO\_VDD\_1 Configuration




### SiWG917 Pin Assignment




### IO\_VDD\_3 Configuration




### Level Shifter





### ISP Mode Button



### QSPI PSRAM




SiWG917 Peripheral	Connection	Breakout Header Connection	EXP Header Connection
GPIO		RADIO P19	
GPIO		RADIO P20	
TASS UART1 RX	VCOM_RX	RADIO F8	
TASS UART1 TX	VCOM_TX	RADIO F9	
GPIO		RADIO P40	
GPIO		RADIO P41	
MCU_CLK_OUT		RADIO P21	
GPIO		RADIO P24	
GPIO		RADIO P26	
GPIO		RADIO P28	
GPIO		RADIO P30	
GPIO		RADIO P32	
GPIO		RADIO P34	
QSPI PSRAM_SCLK			
QSPI PSRAM_SIO0			
QSPI PSRAM_SIO1			
QSPI PSRAM_CS			
QSPI PSRAM_SIO2			
QSPI PSRAM_SIO3			
M4SS TRACE_CLKIN		RADIO P23	
CLK		RADIO P25	
CMD		RADIO P27	
D0		RADIO P29	
D1		RADIO P31	
D2		RADIO P33	
D3		RADIO P35	
JOYSTICK		RADIO P36	
GPIO		RADIO P1	
ULP_SPI_DOUT	DISP_SI	RADIO P16	RADIO F16
GPIO	UIF_LED0	RADIO F10	
GPIO		RADIO P3	
GPIO		RADIO P5	
ULP_I2C_SDA	SENSOR_SDA		EXP HEADER16 RADIO P13
ULP_I2C_SCL	SENSOR_SCL		EXP HEADER15 RADIO P12
ULP_SPI_CLK	DISP_SCLK	RADIO P15	RADIO F15
ULP_UART_RX	VCOM_RX	RADIO F7	
ULP_SPI_CS0	DISP_SCS	RADIO P17	RADIO F17
ULP_UART_TX	VCOM_TX	RADIO F6	
GPIO	DISP_ENABLE	RADIO P14	RADIO F14
GPIO	SENSOR_ENABLE	RADIO P37	
WAKEUP	UIF_BUTTON0	RADIO F12	
WAKEUP	DISP_EXTCOMIN	RADIO P18	RADIO F18
JTAG_TCK/SWCLK	DBG_TCK/SWCLK	RADIO F1	
JTAG_TDI	DBG_TDI	RADIO F3	
JTAG_TMS/SWDIO	DBG_TMS/SWDIO	RADIO F0	
JTAG_TDO/SWO/ISP_ENABLE	DBG_TDO/SWO	RADIO F2	




Board name  
**SiWG917 Wi-Fi and BLE SoC Radio Board**  
*Int.Flash, Ext.PSRAM & Int.RF Switch*

Designed MSV	Approved RGU	Page Title Pin Assignment and QSPI PSRAM
Size A3	Sheet Modified Date 11/30/2023	Board number BRD4342A
COPYRIGHT SILICON LABORATORIES INC. 2023 CONFIDENTIAL - SUBJECT TO TERMS OF USE		Revision A02-- Sheet 4 of 5

# Radio Board Socket



## Production Test Points



LOGO1  
 SILICON LABS  
 LOGO SILABS 14MM

MARK1  
 RoHS

MARK2  
 ESD

MARK3  
 Pb-free

MARK4  
 BOARD INFO FRAME

<b>SILICON LABS</b>		Board name <b>SiWG917 Wi-Fi and BLE SoC Radio Board</b> <b>Int.Flash, Ext.PSRAM &amp; Int.RF Switch</b>	
Designed MSV	Approved RGU	Page Title Radio Connectors and Board ID	
Size A3	Sheet Modified Date 11/30/2023	Board number BRD4342A	Revision A02--
COPYRIGHT SILICON LABORATORIES INC. 2023 CONFIDENTIAL - SUBJECT TO TERMS OF USE			Sheet 5 of 5