Tech Talk
Design Long Range Devices for Amazon Sidewalk with FG28
Amazon Sidewalk is a shared network that extends the low-bandwidth working range of devices. Learn how to design long-range devices with Amazon Sidewalk on our new dual-band SoC, the FG28.
EFR32FG28 Common Specs
Low Power Wireless System-on-Chip
- High Performance 32-bit 78 MHz ARM Cortex®-M33 with DSP instruction and floating-point unit for efficient signal processing
- Up to 1024 kB flash program memory
- Up to 256 kB RAM data memory
- Sub-GHz radio operation with TX power up to +20 dBm
- 2.4 GHz BLE radio operation with TX power up to +10 dBm
- Matrix Vector Processor for AI/ML acceleration
Low Energy Consumption
- 4.4 mA RX current at 920 MHz (400 kbps 4-FSK)
- 4.0 mA RX current at 915 MHz (4.8 kbps O-QPSK)
- 5.4 mA RX current at 915 MHz (2 Mbps GFSK)
- 3.9 mA RX current at 868 MHz (2.4 kbps GFSK)
- 3.9 mA RX current at 868 MHz (38.4 kbps FSK)
- 4.2 mA RX current at 433 MHz (100 kbps 2GFSK)
- 5.2 mA RX current at 2.4 GHz, 1 Mbps BLE
- 25.7 mA TX current @ 14 dBm output power at 915 MHz (14 dBm part number)
- 81.8 mA TX current @ 20 dBm output power at 915 MHz with (20 dBm part number)
- 12.3 mA TX current @ 0 dBm output power, 2.4 GHz
- 23.2 mA TX current @ 10 dBm output power, 2.4 GHz
- 33 μA/MHz in Active Mode (EM0) at 39.0 MHz
- 2.8 μA EM2 DeepSleep current (256 kB RAM retention and RTC running from LFXO)
- 1.3 μA EM2 DeepSleep current (16 kB RAM retention and RTC running from LFRCO)
- Preamble Sense Mode (PSM) low duty-cycle listen
High Receiver Performance
- -98.1 dBm sensitivity @ 400 kbps 920 MHz 4-GFSK
- -124.8 dBm sensitivity @ 4.8 kbps 915 MHz O-QPSK
- -96.0 dBm sensitivity @ 2 Mbps 915 MHz GFSK
- -124.1 dBm sensitivity @ 2.4 kbps 868 MHz GFSK
- -110.4 dBm sensitivity @ 38.4 kbps 868 MHz FSK
- -110.6 dBm sensitivity @ 100 kbps 433 MHz 2GFSK
Wide Selection of MCU peripherals
- Analog to Digital Converter (ADC)
- 12-bit @ 1 Msps
- 16-bit @ 76.9 ksps
- 2 × Analog Comparator (ACMP)
- 2-Channel Digital to Analog Converter (VDAC)
- Low-Energy Sensor Interface (LESENSE)
- Up to 49 General Purpose I/O pins with output state retention and asynchronous interrupts
- 8 Channel DMA Controller
- 12 Channel Peripheral Reflex System (PRS)
- 4 × 16-bit Timer/Counter with 3 Compare/Capture/PWM channels
- 1 × 32-bit Timer/Counter with 3 Compare/Capture/PWM channels
- 32-bit Real Time Counter
- 24-bit Low Energy Timer for waveform generation
- 16-bit Pulse Counter with asynchronous operation (PCNT) Newer Addition
- 2 × Watchdog Timer
- 3 × Enhanced Universal Synchronous/Asynchronous Receiver/Transmitter (EUSART)
- 1 x Universal Synchronous/Asynchronous Receiver/Transmitter (UART/SPI/SmartCard (ISO 7816)/IrDA/I2S)
- 2 x I2C interface with SMBus support
- Integrated Low-Energy LCD Controller supporting up to 192 segments
- Keypad scanner supporting up to 6 x 8 matrix (KEYSCAN)
- Die temperature sensor with ± 2 °C accuracy across temperature range
Supported Modulation Format
- 2/4 (G)FSK with fully configurable shaping
- OQPSK with DSSS
- (G)MSK
- OOK
Protocol Support
- Proprietary
- CONNECT
- Amazon Sidewalk
- WM-BUS
- Wi-SUN
- Bluetooth Low Energy
Wide Operating Range
- 1.71 to 3.8 V single power supply
- -40 °C to +125 °C
Packages
- QFN68 8 mm x 8 mm x 0.85 mm
- QFN48 6 mm x 6 mm x 0.85 mm
Secure Vault
- Hardware Cryptographic Acceleration for AES128/192/256, ChaCha20-Poly1305, SHA-1, SHA-2/256/384/512, ECDSA, +ECDH (P-192, P-256, P-384, P-521), Ed25519 and Curve25519, J-PAKE, PBKDF2
- True Random Number Generator (TRNG)
- ARM® TrustZone®
- Secure Boot with Root of Trust and Secure Loader (RTSL)
- Secure Debug Unlock
- DPA Countermeasures
- Secure Key Management with PUF
- Anti-Tamper
- Secure Attestation
Part Number | Pricing | Integrated MCU | MCU Core | Flash (kB) | RAM (kB) | Communications | Sub-GHz TX Power | RX Current (mA) | Peak RX Sensitivity | Proprietary 2.4 GHz | Proprietary Sub-GHz | Security | GPIO | DAC | Temp Sensor | Timers (16-bit) | Temperature Range ºC | Package Type | Package Size (mm) |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
1K @ US$3.73 | ARM Cortex-M33 | 1024 | 128 | 2 x I²C 5 x SPI 5 x USART | 14 | 4.0 | -124.8 (4.8 kbps OQPSK @ 915 MHz) | AES-128 AES-256 ECC SHA-1 SHA-2 | 31 | VDAC | 4 | -40 85 | QFN48 | 6x6 | |||||
1K @ US$3.96 | ARM Cortex-M33 | 1024 | 128 | 2 x I²C 5 x SPI 5 x USART | 14 | 4.0 | -124.8 (4.8 kbps OQPSK @ 915 MHz) | AES-128 AES-256 ECC SHA-1 SHA-2 | 49 | VDAC | 4 | -40 85 | QFN68 | 8x8 | |||||
1K @ US$4.31 | ARM Cortex-M33 | 1024 | 256 | 2 x I²C 5 x SPI 5 x USART | 14 | 4.0 | -124.8 (4.8 kbps OQPSK @ 915 MHz) | AES-128 AES-256 ECC SHA-1 SHA-2 | 31 | VDAC | 4 | -40 85 | QFN48 | 6x6 | |||||
1K @ US$4.54 | ARM Cortex-M33 | 1024 | 256 | 2 x I²C 5 x SPI 5 x USART | 14 | 4.0 | -124.8 (4.8 kbps OQPSK @ 915 MHz) | AES-128 AES-256 ECC SHA-1 SHA-2 | 49 | VDAC | 4 | -40 85 | QFN68 | 8x8 | |||||
1K @ US$4.78 | ARM Cortex-M33 | 1024 | 256 | 2 x I²C 5 x SPI 5 x USART | 14 | 4.0 | -124.8 (4.8 kbps OQPSK @ 915 MHz) | AES-128 AES-256 ECC SHA-1 SHA-2 | 31 | VDAC | 4 | -40 85 | QFN48 | 6x6 | |||||
1K @ US$5.01 | ARM Cortex-M33 | 1024 | 256 | 2 x I²C 5 x SPI 5 x USART | 14 | 4.0 | -124.8 (4.8 kbps OQPSK @ 915 MHz) | AES-128 AES-256 ECC SHA-1 SHA-2 | 49 | VDAC | 4 | -40 85 | QFN68 | 8x8 | |||||
1K @ US$4.5 | ARM Cortex-M33 | 1024 | 256 | 2 x I²C 5 x SPI 5 x USART | 20 | 4.0 | -124.8 (4.8 kbps OQPSK @ 915 MHz) | AES-128 AES-256 ECC SHA-1 SHA-2 | 31 | VDAC | 4 | -40 85 | QFN48 | 6x6 | |||||
1K @ US$4.73 | ARM Cortex-M33 | 1024 | 256 | 2 x I²C 5 x SPI 5 x USART | 20 | 4.0 | -124.8 (4.8 kbps OQPSK @ 915 MHz) | AES-128 AES-256 ECC SHA-1 SHA-2 | 49 | VDAC | 4 | -40 85 | QFN68 | 8x8 | |||||
1K @ US$4.98 | ARM Cortex-M33 | 1024 | 256 | 2 x I²C 5 x SPI 5 x USART | 20 | 4.0 | -124.8 (4.8 kbps OQPSK @ 915 MHz) | AES-128 AES-256 ECC SHA-1 SHA-2 | 31 | VDAC | 4 | -40 85 | QFN48 | 6x6 | |||||
1K @ US$5.21 | ARM Cortex-M33 | 1024 | 256 | 2 x I²C 5 x SPI -15 x USART | 20 | 4.0 | -124.8 (4.8 kbps OQPSK @ 915 MHz) | AES-128 AES-256 ECC SHA-1 SHA-2 | 49 | VDAC | 4 | -40 85 | QFN68 | 8x8 | |||||
1K @ US$4.66 | ARM Cortex-M33 | 1024 | 256 | 2 x I²C 5 x SPI 5 x USART | 14 | 4.0 | -124.8 (4.8 kbps OQPSK @ 915 MHz) | AES-128 AES-256 ECC SHA-1 SHA-2 | 31 | VDAC | 4 | -40 125 | QFN48 | 6x6 | |||||
1K @ US$4.89 | ARM Cortex-M33 | 1024 | 256 | 2 x I²C 5 x SPI 5 x USART | 14 | 4.0 | -124.8 (4.8 kbps OQPSK @ 915 MHz) | AES-128 AES-256 ECC SHA-1 SHA-2 | 31 | VDAC | 4 | -40 125 | QFN48 | 6x6 | |||||
1K @ US$5.14 | ARM Cortex-M33 | 1024 | 256 | 2 x I²C 5 x SPI 5 x USART | 14 | 4.0 | -124.8 (4.8 kbps OQPSK @ 915 MHz) | AES-128 AES-256 ECC SHA-1 SHA-2 | 49 | VDAC | 4 | -40 125 | QFN68 | 8x8 | |||||
1K @ US$5.37 | ARM Cortex-M33 | 1024 | 256 | 2 x I²C 5 x SPI 5 x USART | 14 | 4.0 | -124.8 (4.8 kbps OQPSK @ 915 MHz) | AES-128 AES-256 ECC SHA-1 SHA-2 | 49 | VDAC | 4 | -40 125 | QFN68 | 8x8 | |||||
1K @ US$4.86 | ARM Cortex-M33 | 1024 | 256 | 2 x I²C 5 x SPI 5 x USART | 20 | 4.0 | -124.8 (4.8 kbps OQPSK @ 915 MHz) | AES-128 AES-256 ECC SHA-1 SHA-2 | 31 | VDAC | 4 | -40 125 | QFN48 | 6x6 | |||||
1K @ US$5.08 | ARM Cortex-M33 | 1024 | 256 | 2 x I²C 5 x SPI 5 x USART | 20 | 4.0 | -124.8 (4.8 kbps OQPSK @ 915 MHz) | AES-128 AES-256 ECC SHA-1 SHA-2 | 49 | VDAC | 4 | -40 125 | QFN68 | 8x8 | |||||
1K @ US$5.34 | ARM Cortex-M33 | 1024 | 256 | 2 x I²C 5 x SPI 5 x USART | 20 | 4.0 | -124.8 (4.8 kbps OQPSK @ 915 MHz) | AES-128 AES-256 ECC SHA-1 SHA-2 | 31 | VDAC | 4 | -40 125 | QFN48 | 6x6 | |||||
1K @ US$5.57 | ARM Cortex-M33 | 1024 | 256 | 2 x I²C 5 x SPI 5 x USART | 20 | 4.0 | -124.8 (4.8 kbps OQPSK @ 915 MHz) | AES-128 AES-256 ECC SHA-1 SHA-2 | 49 | VDAC | 4 | -40 125 | QFN68 | 8x8 |
EFR32xG28 Pro Kit +20 dBm
EFR32xG28 Pro Kit +20 dBm
EFR32xG28 Pro Kit +14 dBm
EFR32xG28 Pro Kit +14 dBm
EFR32xG28 2.4 GHz BLE and +14 dBm Radio Board
EFR32xG28 2.4 GHz BLE and +14 dBm Radio Board
EFR32xG28 2.4 GHz BLE and +20 dBm Radio Board
EFR32xG28 2.4 GHz BLE and +20 dBm Radio Board
EFR32xG28 Explorer Kit
EFR32xG28 Explorer Kit
Works With 2024
Where Innovation Meets Implementation
Works With, the premier Silicon Labs developer event of the year, is back! This year will feature three regional, in-person developer events in San Jose, Hyderabad and Shanghai. Participants will experience a full day of training sessions and dedicated technology tracks, as well as a demo lab and networking opportunities. The agenda for these in-person events will also include engineer-led, hands-on workshops where participants will learn practical ways to accelerate the development of their projects with the latest tools, techniques, and resources.
We'll wrap things up with our Works With Virtual training sessions, keeping you up to date on the latest technology trends, all from the comfort of your remote location.